- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98254 > TLV320AIC3110IRHBR (TEXAS INSTRUMENTS INC) AUDIO AMPLIFIER, PQCC32 PDF資料下載
參數(shù)資料
| 型號： | TLV320AIC3110IRHBR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻／視頻放大 |
| 英文描述： | AUDIO AMPLIFIER, PQCC32 |
| 封裝： | 5 X 5 MM, GREEN, PLASTIC, QFN-32 |
| 文件頁數(shù)： | 96/126頁 |
| 文件大?。?/td> | 1528K |
| 代理商： | TLV320AIC3110IRHBR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁當前第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
BCLK
WCLK
DIN/DOUT
n-1 n-2
1
0
n-1 n-2
1
0
LSB
MSB
LeftChannel
RightChannel
n-3
2
n-3
LSB
MSB
1/fs
www.ti.com
SLAS647 – DECEMBER 2009
configuring page 0 / register 27, bits D5–D4. In addition, the word clock and bit clock can be
independently configured in either master or slave mode for flexible connectivity to a wide variety of
processors. The word clock is used to define the beginning of a frame, and may be programmed as either
a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected
ADC and DAC sampling frequencies.
The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in master
mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider
in page 0 / register 30 (see Figure 5-36). The number of bit-clock pulses in a frame may need adjustment
to accommodate various wordlengths as well as to support the case when multiple TLV320AIC3110s may
share the same audio bus.
The TLV320AIC3110 also includes a feature to offset the position of start of data transfer with respect to
the word clock. This offset can be controlled in terms of number of bit clocks and can be programmed in
page 0 / register 28.
The TLV320AIC3110 also has the feature of inverting the polarity of the bit clock used for transferring the
audio data as compared to the default clock polarity used. This feature can be used independently of the
mode of audio interface chosen. This can be configured via page 0 / register 29, bit D3.
The TLV320AIC3110 further includes programmability (page 0 / register 27, D0) to place the DOUT line in
the high-impedance state during all bit clocks when valid data is not being sent. By combining this
capability with the ability to program at what bit clock in a frame the audio data begins, time-division
multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data
bus. When the audio serial data bus is powered down while configured in master mode, the pins
associated with the interface are put into a high-impedance output state.
By default, when the word clocks and bit clocks are generated by the TLV320AIC3110, these clocks are
active only when the codecs (ADC, DAC or both) are powered up within the device. This is done to save
power. However, it also supports a feature whereby both the word clocks and bit-clocks can be active
even when the codec in the device is powered down. This is useful when using the TDM mode with
multiple codecs on the same bus, or when word clocks or bit clocks are used in the system as
general-purpose clocks.
5.7.1.1
Right-Justified Mode
The audio interface of the TLV320AIC3110 can be put into right-justified mode by programming page 0 /
register 27, bits D7–D6 = 10. In right-justified mode, the LSB of the left channel is valid on the rising edge
of the bit clock preceding the falling edge of the word clock. Similarly, the LSB of the right channel is valid
on the rising edge of the bit clock preceding the rising edge of the word clock.
Figure 5-39. Timing Diagram for Right-Justified Mode
For right-justified mode, the number of bit clocks per frame should be greater than or equal to twice the
programmed word length of the data.
Copyright 2009, Texas Instruments Incorporated
APPLICATION INFORMATION
71
Product Folder Link(s): TLV320AIC3110
相關PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC3110IRHBT | AUDIO AMPLIFIER, PQCC32 |
| TLV320AIC3111IRHBT | AUDIO AMPLIFIER, PQCC32 |
| TLV320AIC3111IRHBR | AUDIO AMPLIFIER, PQCC32 |
| TLV320AIC3120IRHBR | AUDIO AMPLIFIER, PQCC32 |
| TLV320AIC3120IRHBT | AUDIO AMPLIFIER, PQCC32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC3110IRHBT | 功能描述:接口—CODEC Low-Pwr Audio Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC3111 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP and Stereo Class-D Speaker Amplifier |
| TLV320AIC3111_101 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP and Stereo Class-D Speaker Amplifier |
| TLV320AIC3111EVM-K | 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3111 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| TLV320AIC3111IRHBR | 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。