參數(shù)資料
型號(hào): TLV320AIC31IRHBT
廠(chǎng)商: TEXAS INSTRUMENTS INC
元件分類(lèi): 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁(yè)數(shù): 21/83頁(yè)
文件大?。?/td> 1197K
代理商: TLV320AIC31IRHBT
Decay Time
Input
Signal
Output
Signal
AGC
Gain
Attack
Time
STEREO AUDIO DAC
SLAS497C – AUGUST 2006 – REVISED DECEMBER 2008 ............................................................................................................................................. www.ti.com
Figure 24. Typical Operation of the AGC Algorithm During Speech Recording
Note that the time constants here are correct when the ADC is not in double-rate audio mode. The time
constants are achieved using the FSref value programmed in the control registers. However, if the FSref is set in
the registers to, for example, 48 kHz, but the actual audio clock or PLL programming actually results in a different
FSref in practice, then the time constants would not be correct.
The TLV320AIC31 includes a stereo audio DAC supporting sampling rates from 8 kHz to 96 kHz. Each channel
of the stereo audio DAC consists of a digital audio processing block, a digital interpolation filter, multi-bit digital
delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced
performance at low sampling rates through increased oversampling and image filtering, thereby keeping
quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the
audio band to beyond 20 kHz. This is realized by keeping the upsampled rate constant at 128 × FSref and
changing the oversampling ratio as the input sample rate is changed. For an FSref of 48 kHz, the digital
delta-sigma modulator always operates at a rate of 6.144 MHz. This ensures that quantization noise generated
within the delta-sigma modulator stays low within the frequency band below 20 kHz at all sample rates. Similarly,
for an FSref rate of 44.1 kHz, the digital delta-sigma modulator always operates at a rate of 5.6448 MHz.
The following restrictions apply in the case when the PLL is powered down and double-rate audio mode is
enabled in the DAC.
Allowed Q values = 4, 8, 9, 12, 16
Q values where equivalent FSref can be achieved by turning on PLL
Q = 5, 6, 7 (set P = 5 / 6 / 7 and K = 16.0 and PLL enabled)
Q = 10, 14 (set P = 5, 7 and K = 8.0 and PLL enabled)
28
Copyright 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC31
相關(guān)PDF資料
PDF描述
TLV320AIC3253IRGER SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320AIC3253IRGET SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320AIC3253IYZKR SPECIALTY CONSUMER CIRCUIT, BGA25
TLV320AIC3253IYZKT SPECIALTY CONSUMER CIRCUIT, BGA25
TLV320AIC32IRHBG4 SPECIALTY CONSUMER CIRCUIT, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC31IRHBT 制造商:Texas Instruments 功能描述:IC CODEC STEREO AUDIO 32-VQFN
TLV320AIC31IRHBTG4 功能描述:接口—CODEC Lo-Pwr Ster Codec for Port Aud/Teleph RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC32 制造商:BB 制造商全稱(chēng):BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC32_07 制造商:BB 制造商全稱(chēng):BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC3204 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Ultra Low Power Stereo Audio Codec