參數(shù)資料
型號: TLV320AIC31IRHBT
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁數(shù): 41/83頁
文件大?。?/td> 1197K
代理商: TLV320AIC31IRHBT
SLAS497C – AUGUST 2006 – REVISED DECEMBER 2008 ............................................................................................................................................. www.ti.com
Page 0 / Register 20:
Reserved Register
BIT
READ/
RESET
DESCRIPTION
WRITE
VALUE
D7-D0
R/W
0111100
Reserved. Do not write to this register.
0
Page 0 / Register 21:
IN1R to Left ADC Control Register
BIT
READ/
RESET
DESCRIPTION
WRITE
VALUE
D7
R/W
0
IN1R Single-Ended vs Fully-Differential Control If IN1R is selected to both left and right ADC
channels, both connections must use the same configuration (single-ended or fully-differential
mode).
0: IN1R is configured in single-ended mode
1: IN1R is configured in fully-differential mode
D6–D3
R/W
1111
IN1R Input Level Control for Left ADC PGA Mix
Setting the input level control to a gain below automatically connects IN1R to the left ADC PGA
mix
0000: Input level control gain = 0.0-dB
0001: Input level control gain = –1.5-dB
0010: Input level control gain = –3.0-dB
0011: Input level control gain = –4.5-dB
0100: Input level control gain = –6.0-dB
0101: Input level control gain = –7.5-dB
0110: Input level control gain = –9.0-dB
0111: Input level control gain = –10.5-dB
1000: Input level control gain = –12.0-dB
1001–1110: Reserved. Do not write these sequences to these register bits
1111: IN1R is not connected to the left ADC PGA
D2–D0
R
000
Reserved. Write only 0s to these register bits.
Page 0 / Register 22:
IN1R to Right ADC Control Register
BIT
READ/
RESET
DESCRIPTION
WRITE
VALUE
D7
R/W
0
IN1R Single-Ended vs Fully-Differential Control If IN1R is selected to both left and right ADC
channels, both connections must use the same configuration (single-ended or fully-differential
mode).
0: IN1R is configured in single-ended mode
1: IN1R is configured in fully-differential mode
D6–D3
R/W
1111
IN1R Input Level Control for Right ADC PGA Mix
Setting the input level control to a gain below automatically connects IN1R to the right ADC PGA
mix
0000: Input level control gain = 0.0-dB
0001: Input level control gain = –1.5-dB
0010: Input level control gain = –3.0-dB
0011: Input level control gain = –4.5-dB
0100: Input level control gain = –6.0-dB
0101: Input level control gain = –7.5-dB
0110: Input level control gain = –9.0-dB
0111: Input level control gain = –10.5-dB
1000: Input level control gain = –12.0-dB
1001–1110: Reserved. Do not write these sequences to these register bits
1111: IN1R is not connected to the right ADC PGA
D2
R/W
0
Right ADC Channel Power Control
0: Right ADC channel is powered down
1: Right ADC channel is powered up
D1–D0
R/W
00
Right ADC PGA Soft-Stepping Control
00: Right ADC PGA soft-stepping at once per FS
01: Right ADC PGA soft-stepping at once per two FS
10-11: Right ADC PGA soft-stepping is disabled
46
Copyright 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC31
相關(guān)PDF資料
PDF描述
TLV320AIC3253IRGER SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320AIC3253IRGET SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320AIC3253IYZKR SPECIALTY CONSUMER CIRCUIT, BGA25
TLV320AIC3253IYZKT SPECIALTY CONSUMER CIRCUIT, BGA25
TLV320AIC32IRHBG4 SPECIALTY CONSUMER CIRCUIT, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC31IRHBT 制造商:Texas Instruments 功能描述:IC CODEC STEREO AUDIO 32-VQFN
TLV320AIC31IRHBTG4 功能描述:接口—CODEC Lo-Pwr Ster Codec for Port Aud/Teleph RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC32 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC32_07 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC3204 制造商:TI 制造商全稱:Texas Instruments 功能描述:Ultra Low Power Stereo Audio Codec