參數(shù)資料
型號(hào): TMP320F2810PGFS
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: DIGITAL SIGNAL PROCESSORS
中文描述: 數(shù)字信號(hào)處理器
文件頁數(shù): 12/103頁
文件大?。?/td> 1341K
代理商: TMP320F2810PGFS
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
APRIL 2001
REVISED SEPTEMBER 2001
12
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
memory map
Block
Start Address
L
(
0x0000
0000
M0 Vector
RAM (32
×
32)
(enabled if VMAP = 0)
Data Space
Prog Space
M0 SARAM (1K
×
16)
M1 SARAM (1K
×
16)
Peripheral Frame 0
(2K
×
16)
PIE Vector - RAM
(256
×
16)
(enabled if VMAP = 0,
ENPIE = 1)
0x0000
0040
0x0000
0400
0x0000
0800
Reserved
Reserved
Reserved
L0 SARAM (4K
×
16, Secure Block)
Peripheral Frame 2
(4K
×
16, Protected)
Reserved
Peripheral Frame 1
(4K
×
16, Protected)
L1 SARAM (4K
×
16, Secure Block)
Reserved
OTP (2K
×
16, Secure Block)
FLASH (128K
×
16, Secure Block)
128-Bit Password
H0 SARAM (8K
×
16)
Reserved
Boot ROM (4K
×
16)
(enabled if MP/MC = 0)
BROM Vector - ROM (32
×
32)
(enabled if VMAP = 1, MP/MC = 0, ENPIE = 0)
0x0000
0D00
0x0000
1000
0x0000
2000
0x0000
6000
0x0000
7000
0x0000
8000
0x0000
9000
0x0000
A000
0x003D
7800
0x003D
8000
0x003F
0000
0x003F
7FF8
0x003F
8000
0x003F
A000
0x003F
F000
0x003F
FFC0
H
(
P
Data Space
Prog Space
Reserved
XINTF Zone 0 (8K
×
16, XZCS0)
XINTF Zone 1 (8K
×
16, XZCS1) (Protected)
Reserved
XINTF Zone 2 (0.5M
×
16, XZCS2)
XINTF Zone 6 (1M
×
16, XZCS6AND7)
Reserved
XINTF Zone 7 (16K
×
16, XZCS6AND7)
(enabled if MP/MC = 1)
XINTF Vector - RAM (32
×
32)
(enabled if VMAP = 1, MP/MC = 1, ENPIE = 0)
On-Chip Memory
External Memory XINTF
Only one of these vector maps
M0 vector, PIE vector, BROM vector, XINTF vector
should be enabled at a time.
LEGEND:
0x0008
0000
0x0000
4000
0x0010
0000
0x0020
0000
0x003F
C000
NOTES: A. Memory blocks are not to scale.
B. Reserved locations are reserved for future expansion. Application should not access these areas.
C. Boot ROM and Zone 7 memory maps are active either in on-chip or XINTF zone depending on MP/MC, not in both.
D. Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only. User program
cannot access these memory maps in program space.
E.
Protected
means the order of Write followed by Read operations is preserved rather than the pipeline order.
F. Certain memory ranges are EALLOW protected for spurious writes after configuration.
G. Zone 6 and Zone 7 share the same chip select; hence, these memory blocks have mirrored locations.
Figure 1. F2812 Memory Map
P
相關(guān)PDF資料
PDF描述
TMX320TCI6482 Communications Infrastructure Digital Signal Processor
TMX320TCI6482ZTZ Communications Infrastructure Digital Signal Processor
TMX320TCI6482ZTZ8 Communications Infrastructure Digital Signal Processor
TMX320TCI6482ZTZA Communications Infrastructure Digital Signal Processor
TMX320TCI6482ZTZA8 Communications Infrastructure Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP320F2811GHHA 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMP320F2811GHHQ 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMP320F2811GHHS 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMP320F2811PBKA 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMP320F2811PBKQ 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors