- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382649 > TMP320F2810PGFS (Texas Instruments, Inc.) DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號： | TMP320F2810PGFS |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 數(shù)字信號處理器 |
| 文件頁數(shù)： | 89/103頁 |
| 文件大?。?/td> | 1341K |
| 代理商： | TMP320F2810PGFS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當前第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
–
APRIL 2001
–
REVISED SEPTEMBER 2001
89
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
GPIO mux (continued)
Table 63. GPAQUAL Register Bit Definitions
BIT
NAME
TYPE
RESET
DESCRIPTION
7:0
QUALPRD
R/W
0:0
Specifies the qualification sampling period:
0x00
no qualification (just SYNC to SYSCLKOUT)
0x01
QUALPRD = SYSCLKOUT/2
0x02
QUALPRD = SYSCLKOUT/4
.
0xFF
QUALPRD = SYSCLKOUT/510
15:8
reserved
R=0
0:0
Notes:
1.
GPADIR bit = 0, configures corresponding GPIO pin as an input. GPADIR bit = 1, configures corresponding
GPIO pin as an output.
2.
The GPADAT, GPASET, GPACLEAR, GPATOGGLE registers have the same bit to I/O signal mapping as
the GPAMUX and GPADIR registers.
3.
The GPADAT register is a R/W register. Reading the register will reflect the current state of the input I/O
signal (after qualification). Writing to the register will set the corresponding state of any I/O signal configured
as an output.
4.
The GPASET register is a write only register (reads back 0). Writing a 1 to the corresponding bit of an I/O
signal will cause the I/O signal to go high. Writing a 0 will have no effect.
5.
The GPACLEAR register is a write only register (reads back 0). Writing a 1 to the corresponding bit of an
I/O signal will cause the I/O signal to go low. Writing a 0 will have no effect.
6.
The GPATOGGLE register is a write only register (reads back 0). Writing a 1 to the corresponding bit of an
I/O signal will cause the I/O signal to toggle. Writing a 0 will have no effect.
P
相關PDF資料 |
PDF描述 |
|---|---|
| TMX320TCI6482 | Communications Infrastructure Digital Signal Processor |
| TMX320TCI6482ZTZ | Communications Infrastructure Digital Signal Processor |
| TMX320TCI6482ZTZ8 | Communications Infrastructure Digital Signal Processor |
| TMX320TCI6482ZTZA | Communications Infrastructure Digital Signal Processor |
| TMX320TCI6482ZTZA8 | Communications Infrastructure Digital Signal Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMP320F2811GHHA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMP320F2811GHHQ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMP320F2811GHHS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMP320F2811PBKA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMP320F2811PBKQ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復。