- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371187 > TMPR28051-3-SL5 Paired Cable; Number of Conductors:12; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyolefin; Number of Pairs:6; Impedance:100ohm; Voltage Nom.:300V RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | TMPR28051-3-SL5 |
| 英文描述： | Paired Cable; Number of Conductors:12; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyolefin; Number of Pairs:6; Impedance:100ohm; Voltage Nom.:300V RoHS Compliant: Yes |
| 中文描述： | TMPR28051 STS-1/AU-3（的STM - 0）映射為版本的設(shè)備5設(shè)備咨詢 |
| 文件頁數(shù)： | 69/90頁 |
| 文件大?。?/td> | 1090K |
| 代理商： | TMPR28051-3-SL5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
Data Sheet
August 1999
TMPR28051 STS-1/AU-3 (STM-0) Mapper
55
Lucent Technologies Inc.
Microprocessor Interface Description
(continued)
Register Architecture Description
(continued)
Table 25. Register 0x91: STS-1 LOS Detect/Test Pattern Edge Control
Address
(Hex)
Bit #
Name
Function
Reset
Default
(Hex)
0x00
0x91
—
—
The bits in register 0x91 are used to set the number of
6.48 MHz clock periods required to declare received STS-1
loss of signal. The two least significant bits have a dual pur-
pose and can also be used to program the edge on which
the QRSS pattern generator and detector data is clocked.
If this value is 0x00, then LOS is not declared; otherwise,
the device looks for an all-zeros or all-ones input signal for
the binary equivalent of this value in clock periods to
declare LOS.
These bits are used to set the number of 6.48 MHz clock
periods required to declare received STS-1 loss of signal.
7
6
5
4
3
2
1
LOSDET-7
LOSDET-6
LOSDET-5
LOSDET-4
LOSDET-3
LOSDET-2
LOSDET-1/
TP_EDGE-1
This bit has a dual purpose. It can either contribute to the
above count or can be programmed to set the edge on
which the test pattern detector data is clocked in. When set
to 0, the detector uses the rising edge of the selected input
clock to retime the data, or uses the falling edge otherwise.
This bit has a dual purpose. It can either contribute to the
above count or can be programmed to set the edge on
which the test pattern generator data is clocked out. When
set to 0, the generator uses the rising edge of the blue sig-
nal clock to retime the data, or uses the falling edge other-
wise.
Reserved.
0
LOSDET-0/
TP_EDGE-0
0x92—0xBE
7—0
—
Value is
0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMPR28051 | TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device |
| TMUX03155 | TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer |
| TMXF28155 | TMXF28155 Super Mapper 155/51 Mbits/s SONET/SDH x28/x21 DS1/E1 |
| TMXF84622 | TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper |
| TN2-L-H-3V | SLIM POLARIZED RELAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR28051-SL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET MAPPER|QFP|208PIN|PLASTIC |
| TMPR3904F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|QFP|208PIN|PLASTIC |
| TMPR3907F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|QFP|208PIN|PLASTIC |
| TMPR3911 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:32-Bit TX System RISC TX39 Family |
| TMPR3912 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:32-Bit TX System RISC TX39 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。