參數(shù)資料
型號(hào)： TMS320C242PGA
元件分類： 數(shù)字信號(hào)處理
英文描述： 16-Bit Digital Signal Processor
中文描述： 16位數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 21/66頁(yè)
文件大?。?/td> 803K
代理商： TMS320C242PGA
TMS320C242
DSP CONTROLLER
SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999
21
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
interrupt vectors (continued)
phantom interrupt vector
The phantom interrupt vector is an interrupt system integrity feature. If the CPU’s interrupt acknowledge is
asserted, but there is no associated peripheral interrupt request asserted, the phantom vector is used so that
this fault is handled in a controlled manner. One way the phantom interrupt vector could be required is if the CPU
executes a software interrupt instruction with an argument corresponding to a peripheral interrupt (usually
INT1–INT6). The other way would be if a peripheral made an interrupt request, but its interrupt request flag was
cleared by software before the CPU acknowledged the request. In this case, there may be no peripheral
interrupt request asserted to the interrupt controller, so the controller would not know which peripheral interrupt
vector to load into the PIVR. In these situations, the phantom interrupt vector is loaded into the PIVR in lieu of
a peripheral interrupt vector.
nonmaskable interrupts
The PIE controller does not support expansion of nonmaskable interrupts. This is because an ISR must read
the peripheral interrupt vector from the PIVR before interrupts are re-enabled. All interrupts (INT1 – INT6) are
automatically disabled when the CPU branches to each of the respective vectors. If the PIVR is not read before
interrupts are re-enabled (INTM = 0), another interrupt would be acknowledged and a new peripheral interrupt
vector would be loaded into the PIVR, causing permanent loss of the original peripheral interrupt vector. Since,
by their very nature, nonmaskable interrupts cannot be masked, they cannot be included in the interrupt
expansion controller because they could cause the loss of peripheral interrupt vectors.
interrupt operation sequence
1.
An interrupt-generating event occurs in a peripheral. The interrupt flag (IF) bit corresponding to that event
is set in a register in the peripheral. If the appropriate interrupt enable (IE) bit is set, the peripheral generates
an interrupt request to the PIE controller by asserting its PIRQ. If the interrupt is not enabled in the peripheral
register, the IF remains set until cleared by software. If the interrupt is enabled at a later time, and the
interrupt flag is still set, the PIRQ will immediately be asserted. The interrupt flag (IF) in the peripheral
register should be cleared by software only. If the IF bit is not cleared after the respective interrupt service,
future interrupts will not be recognized.
2.
If no unacknowledged CPU interrupt request of the same priority level has previously been sent, the
peripheral interrupt request, PIRQ, causes the PIE controller to generate a CPU interrupt request pulse.
This pulse is active low for 2 CPU clock cycles.
3.
The interrupt request to the CPU sets the corresponding flag in the CPU’s interrupt flag register, IFR. If the
CPU interrupt has been enabled (by setting the appropriate bit in the CPU’s Interrupt Mask Register, IMR),
the CPU stops what it is doing. It then masks all other maskable interrupts by setting the INTM bit, saves
some context, clears the respective IFR bit, and starts executing the General Interrupt Service Routine
(GISR) for that interrupt priority level. The CPU generates an interrupt acknowledge automatically, which
is accompanied by a value on the Program Address Bus (PAB) that corresponds to the interrupt priority level
being responded to. These values are shown in Table 5, column 3.
4.
The PIE controller decodes the PAB value and generates an internal peripheral interrupt acknowledge to
load the PIV into the PIVR. The appropriate peripheral interrupt vector (or the phantom interrupt vector),
is referenced from the table stored in the PIE controller.
5.
When the GISR has completed any necessary context saves, it reads the PIVR and uses the interrupt vector
as a target (or to generate a target) for a branch to the Event-Specific Interrupt Service Routine (SISR) for
the interrupt event which occurred in the peripheral. Interrupts must notbe re-enabled until the PIVR has
been read; otherwise, its contents can get overwritten by a subsequent interrupt.
A
相關(guān)PDF資料
PDF描述
TMS320C242PGS 16-Bit Digital Signal Processor
TMS320C30GEL 32-Bit Digital Signal Processor
SM320C25FJM 16-Bit Digital Signal Processor
SM320C25GBM 16-Bit Digital Signal Processor
SM320C40TABC50 32-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C242PGS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C25 制造商:TI 制造商全稱:Texas Instruments 功能描述:SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
TMS320C25/-33/-50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C25-50 制造商:TI 制造商全稱:Texas Instruments 功能描述:SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
TMS320C25FNA 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*