- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368671 > TMS320C242PGA 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | TMS320C242PGA |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-Bit Digital Signal Processor |
| 中文描述： | 16位數(shù)字信號處理器 |
| 文件頁數(shù)： | 7/66頁 |
| 文件大小： | 803K |
| 代理商： | TMS320C242PGA |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
TMS320C242
DSP CONTROLLER
SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999
7
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Terminal Functions - ’C242 PG and FN Packages (Continued)
NAME
64-PIN
QFP
NO.
68-PIN
PLCC
NO.
TYPE
RESET
STATE
DESCRIPTION
BIT I/O PINS
GPIO
IOPC2
45
56
I/O
IOPC3
IOPC4
IOPC5
IOPC6
IOPC7
46
57
I/O
GPIO
47
58
I/O
I
GPIO
48
59
I/O
GPIO
4
11
I/O
GPIO
3
10
I/O
GPIO
SERIAL COMMUNICATIONS INTERFACE (SCI) AND BIT I/O PINS
54
I/O
55
I/O
SCI asynchronous serial port receive data or GPIO
SCITXD/
IOPA0
SCIRXD/
IOPA1
43
SCI asynchronous serial port transmit data or GPIO
44
I
INTERRUPT, EXTERNAL ACCESS, AND MISCELLANEOUS SIGNALS
RS
27
35
I/O
I
Device reset. RS causes the ’C242 to terminate execution and sets
PC=0. After RS is brought to a high level, execution begins at location
zero of program memory. RS affects (sets to zero) various registers and
status bits. When the watchdog timer overflows, it initiates a system reset
pulse that is reflected on the RS pin. This pulse is eight clock cycles wide.
NMI§
53
64
I
I
Nonmaskable interrupt. When NMI is activated, the device is interrupted
regardless of the state of the INTM bit of the status register. NMI is
(falling) edge- and low-level-sensitive. To be recognized by the core, this
pin must be kept low for at least one clock cycle after the falling edge.
XINT1/
IOPA2
55
66
I/O
I
External user interrupt 1 or GPIO. Both XINT1 and XINT2 are edge-
sensitive. To be recognized by the core, these pins must be kept low/high
for at least one clock cycle after the edge. The edge polarity is
programmable.
XINT2/ADCSOC/
IOPD1
54
65
I/O
I
External user interrupt 2. External “start-of-conversion” input for
ADC/GPIO. Both XINT1 and XINT2 are edge-sensitive. To be
recognized by the core, these pins must be kept low/high for at least one
clock cycle after the edge. The edge polarity is programmable.
XF
/IOPC0§
39
50
I/O
O – 1
External flag output (latched software-programmable signal). XF is a
general-purpose output pin. It is set/reset by the
SETC XF/CLRC XF
instruction. This pin is configured as an external flag output by all device
resets. It can be used as a GPIO, if not used as XF.
BIO/
IOPC1§
42
53
I/O
I
Branch control input. BIO is polled by the
BCND pma,BIO
instruction. If
BIO is low, a branch is executed. If BIO is not used, it should be pulled
high. This pin is configured as a branch control input by all device resets.
It can be used as a GPIO, if not used as a branch control input.
PMT
49
60
I
I
Do not connect. Reserved for test.
CLOCK SIGNALS
XTAL1/CLKIN
35
46
I
I
PLL oscillator input pin. Crystal input to PLL/clock source input to
PLL. XTAL1/CLKIN is tied to one side of a reference crystal.
XTAL2
36
47
O
O
Crystal output. PLL oscillator output pin. XTAL2 is tied to one side of a
reference crystal. This pin goes in the high-impedance state when
EMU1/OFF is active low.
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§These pins are internally pulled high. However, these pins are not pulled high in the emulation devices (’F243/’F241).
NOTE:
Bold, italicized pin names
indicate pin function after reset.
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320C242PGS | 16-Bit Digital Signal Processor |
| TMS320C30GEL | 32-Bit Digital Signal Processor |
| SM320C25FJM | 16-Bit Digital Signal Processor |
| SM320C25GBM | 16-Bit Digital Signal Processor |
| SM320C40TABC50 | 32-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C242PGS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C25 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SECOND-GENERATION DIGITAL SIGNAL PROCESSORS |
| TMS320C25/-33/-50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C25-50 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SECOND-GENERATION DIGITAL SIGNAL PROCESSORS |
| TMS320C25FNA | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。