- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368671 > TMS320C242PGA 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320C242PGA |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 16-Bit Digital Signal Processor |
| 中文描述： | 16位數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 57/66頁(yè) |
| 文件大小： | 803K |
| 代理商： | TMS320C242PGA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
TMS320C242
DSP CONTROLLER
SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999
57
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
operating characteristics over recommended operating condition ranges
PARAMETER
DESCRIPTION
MIN
MAX
10
UNIT
VCCA = 5.5 V
5 5 V
Converting
mA
ICCA
Analogsupplycurrent
Analog supply current
Non-converting
2
VCCA = VREFHI = 5.5 V
PLL or OSC power
down
1
A
Cai
Analoginp tcapacitance
Analog input capacitance
Typical capacitive load on
Ty ical ca acitive load on
analog input pin
Non-sampling
10
pF
Sampling
30
EDNL
Differential nonlinearity error
Difference between the actual step width and the ideal
value
2
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight line through
the ADC transfer characteristics, excluding the
quantization error
2
LSB
td(PU)
Delay time, power-up to ADC valid
Time to stabilize analog stage after power-up
10
s
ZAI
Analog input source impedance
Analog input source impedance for conversions to
remain within specifications
10
Absolute resolution = 4.89 mV. At VREFHI = 5 V and VREFLO = 0 V, this s one LSB. As VREFHI decreases, VREFLO ncreases, or both, the LSB size
decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
ADC input pin circuit
One of the most common A/D application errors is inappropriate source impedance. In practice, minimum
source impedance should be used to limit the error as well as to minimize the required sampling time; however,
the source impedance must be smaller than Z
AI
. A typical ADC input pin circuit is shown in Figure 31.
VIN
R1
Requiv
VAI
(to ADCINx input)
R1 = 10
typical
Figure 31. Typical ADC Input Pin Circuit
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320C242PGS | 16-Bit Digital Signal Processor |
| TMS320C30GEL | 32-Bit Digital Signal Processor |
| SM320C25FJM | 16-Bit Digital Signal Processor |
| SM320C25GBM | 16-Bit Digital Signal Processor |
| SM320C40TABC50 | 32-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C242PGS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C25 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SECOND-GENERATION DIGITAL SIGNAL PROCESSORS |
| TMS320C25/-33/-50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C25-50 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SECOND-GENERATION DIGITAL SIGNAL PROCESSORS |
| TMS320C25FNA | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。