- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19343 > TMS320C6414TGLZ7 (Texas Instruments)IC DSP FIXED-POINT 532-FCBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320C6414TGLZ7 |
| 廠商： | Texas Instruments |
| 文件頁(yè)數(shù)： | 97/146頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP FIXED-POINT 532-FCBGA |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | TMS320C6414T/15T/16T |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，McBSP，PCI，UTOPIA |
| 時(shí)鐘速率： | 720MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 1.03MB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | 0°C ~ 90°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 532-BFBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 532-FCBGA（23x23） |
| 包裝： | 托盤 |
| 配用： | TMDXEVM6452-ND - TMDXEVM6452 296-23038-ND - DSP STARTER KIT FOR TMS320C6416 |
| 其它名稱： | 296-17757 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)
TMS320C6414T, TMS320C6415T, TMS320C6416T
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SPRS226M NOVEMBER 2003 REVISED APRIL 2009
54
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Terminal Functions (Continued)
SIGNAL
TYPE
IPD/
DESCRIPTION
NAME
NO.
TYPE
IPD/
IPU
DESCRIPTION
UTOPIA SLAVE (ATM CONTROLLER) TRANSMIT INTERFACE (CONTINUED)
UXDATA7Y
AD10
UXDATA6Y
AD9
UXDATA5Y
AD8
8-bit Transmit Data Bus
Using the Transmit Data Bus, the UTOPIA Slave (on the rising edge of the UXCLK) transmits
UXDATA4Y
AE8
O/Z
8-bit Transmit Data Bus
Using the Transmit Data Bus, the UTOPIA Slave (on the rising edge of the UXCLK) transmits
the 8-bit ATM cells to the Master ATM Controller.
UXDATA3Y
AF9
O/Z
the 8-bit ATM cells to the Master ATM Controller.
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied-
UXDATA2Y
AF7
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied-
off.
UXDATA1Y
AE7
off.
UXDATA0Y
AD7
UTOPIA SLAVE (ATM CONTROLLER) RECEIVE INTERFACE
URCLKY
AD12
I
h
Source clock for UTOPIA receive driven by Master ATM Controller.
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
URCLAVY
AF14
O/Z
Receive cell available status output signal from UTOPIA Slave.
0
indicates NO space is available to receive a cell from Master ATM Controller
1
indicates space is available to receive a cell from Master ATM Controller
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
URENBY
AD15
I
UTOPIA receive interface enable input signal. Asserted by the Master ATM Controller to indi-
cate to the UTOPIA Slave to sample the Receive Data Bus (URDATA[7:0]) and URSOC signal
in the next clock cycle or thereafter.
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
URSOCY
AB14
I
h
Receive Start-of-Cell signal. This signal is output by the Master ATM Controller to indicate to
the UTOPIA Slave that the first valid byte of the cell is available to sample on the 8-bit Receive
Data Bus (URDATA[7:0]).
When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.
CLKX1/
URADDR4§
AB12
I/O/Z
McBSP1 [default] or UTOPIA receive address pins
As UTOPIA receive address pins URADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1:
CLKS1/
URADDR3§
AC8
I
As UTOPIA receive address pins URADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1:
5-bit Slave receive address input pins driven by the Master ATM Controller to identify and
select one of the Slave devices (up to 31 possible) in the ATM System.
CLKR1/
URADDR2§
AC10
I/O/Z
select one of the Slave devices (up to 31 possible) in the ATM System.
URADDR1 and URADDR0 pins are tied off when the UTOPIA peripheral is disabled
[UTOPIA_EN (BEA11 pin) = 0]
URADDR1Y
AF10
I
[UTOPIA_EN (BEA11 pin) = 0]
For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the
URADDR0Y
AE10
I
For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the
MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table.
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite
supply rail, a 1-k
resistor should be used.)
§ These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
hExternal pulldowns required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be
used to externally pull down each of these pins. If these pins are “no connects”, then only UXCLK and URCLK need to be pulled down and other
pulldowns are not necessary.
External pullups required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-k resistor must be used
to externally pull up each of these pins. If these pins are “no connects”, then the pullups are not necessary.
ΨThe C6414T device does not support the UTOPIA peripheral; therefore, these standalone UTOPIA pins are Reserved (leave unconnected, do
not connect to power or ground) with the exception of UXCLK and URCLK which should be connected to a 10-k
pulldown resistor (see the
square [
h] footnote).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEM06DTBN-S189 | CONN EDGECARD 12POS R/A .156 SLD |
| EMM43DTAD | CONN EDGECARD 86POS R/A .156 SLD |
| A3P400-FGG484 | IC FPGA 194I/O 484FBGA |
| 5173279-2 | CONN D-PLUG FEM SCKT 40POS VERT |
| AMM18DRAS | CONN EDGECARD 36POS .156 R/A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C6414TGLZ8 | 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述: |
| TMS320C6414TGLZA6 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| TMS320C6414TGLZA7 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMS320C6414TGLZA8 | 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述: |
| TMS320C6414TUGLZA8 | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。