- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98281 > TPS51020DBTR (TEXAS INSTRUMENTS INC) DUAL SWITCHING CONTROLLER, 450 kHz SWITCHING FREQ-MAX, PDSO30 PDF資料下載
參數(shù)資料
| 型號(hào)： | TPS51020DBTR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | DUAL SWITCHING CONTROLLER, 450 kHz SWITCHING FREQ-MAX, PDSO30 |
| 封裝： | GREEN, PLASTIC, TSSOP-30 |
| 文件頁數(shù)： | 7/29頁 |
| 文件大?。?/td> | 672K |
| 代理商： | TPS51020DBTR |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
TPS51020
SLUS564C JULY 2003 REVISED OCTOBER 2008
15
www.ti.com
APPLICATION INFORMATION
If one channel is enabled in the period between T0 and T1, (the other channel’s ramp time plus delay time,) the
PGOOD delay counter restarts counting softstart finish after the last channel has finished softstart. Enabling
after T1 is ignored by PGOOD until the channel finishes its softstart. If either of the SMPS output goes out by
± 7.5% or UVLO is detected while ENBLx is high, PGOOD pulls low. If a channel is disabled while the other is
still active PGOOD maintains it’s logic state and only monitor the active channel.
PROTECTION FUNCTIONS
The TPS51020 is equipped with input undervoltage lock out (UVLO), output undervoltage protection (UVP) and
overvoltage (OVP) protection. Overcurrent is detected using RDS(on) of the external power MOSFETs and
protected by triggering UVP, or latch off in some cases. The states of output drive signal depends on which
protection was involved. Please refer to each protection description below for the detail.
When the input voltage UVLO is tripped, the TPS51020 resets and waits for the voltage to rise up over the
threshold voltage and restart the device. Alternatively, if output UVP or OVP is triggered, the device latches off
after a delay time defined by the internal fault counter counting the PWM oscillator pulses. The VREF5 and
REF_X is kept on in this latch off condition. The fault latch can be reset by toggling both of ENBLx pins in DDR
mode. The fault latch can be reset by either toggling VIN or bringing DDR, ENBL1 and ENBL2 all low. Be sure
to bring DDR high prior to ENBLx when TPS51020 is being used in dual mode.
If a false trip of the UVLO appears due to input voltage sag during turn-on of the high-side MOSFET such as
a large load transient, first consider adding several micro-farads of input capacitance close to the MOSFET’s
drain. Also consider adding a small VIN filter, ex. a 2.2- resistor and a 2.2-F, for decoupling. The trip resistors
should be connected to the same node as VIN pin of the device when this filter is applied. The filter resistor
should be as small as possible since a voltage drop across this resistor biases the OCP trip point.
UNDERVOLTAGE LOCKOUT PROTECTION
There are two undervoltage lock out protections (UVLO) in TPS51020. One is for VIN, which has a typical trip
threshold voltage 3.9 V and trip hysteresis 200 mV. The other is for VREF5, which has a typical trip threshold
voltage 3.65 V and trip hysteresis 300 mV. If either is triggered, the device resets and waits for the voltage to
rise up over the threshold voltage and restart the part. Please note this protection function DOES NOT trigger
the fault counter to latch off the part.
OVERVOLTAGE PROTECTION
For overvoltage protection (OVP), the TPS51020 monitors INVx voltage. When the INVx voltage is higher than
0.95V (+12%), the OVP comparator output goes high (after a 20-
s delay) and the circuit latches the top
MOSFET driver OFF, and bottom driver ON for the SMPS detected overvoltage. In addition, the output
discharge (softstop) function is enabled to discharge the output capacitor. The fault latch can be reset by either
toggling VIN or bringing DDR, ENBL1 and ENBL2 all low. Be sure to bring DDR high prior to ENBLx when
TPS51020 is being used in dual mode.
UNDERVOLTAGE PROTECTION
For undervoltage protection (UVP), the TPS51020 monitors INVx voltage. When the INVx voltage is lower than
0.55 V (35 %), the UVP comparator output goes high, and the internal FLT timer starts to count PWM oscillator
pulses. After 4096 clock pulses, the part latches off. Both top and bottom drivers are turned off at this condition.
Output discharge (soft-stop) function is enabled to discharge the output capacitor. The fault latch can be reset
by either toggling VIN or bringing DDR, ENBL1 and ENBL2 all low. Be sure to bring DDR high prior to ENBLx
when TPS51020 is being used in dual mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPS5110PW | 1.5 A SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDSO24 |
| TPS51163DRCR | SWITCHING CONTROLLER, 660 kHz SWITCHING FREQ-MAX, PDSO10 |
| TPS51113DRCR | SWITCHING CONTROLLER, 330 kHz SWITCHING FREQ-MAX, PDSO10 |
| TPS51200DRCT | SPECIALTY ANALOG CIRCUIT, PDSO10 |
| TPS51200DRCTG4 | SPECIALTY ANALOG CIRCUIT, PDSO10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPS51020DBTRG4 | 功能描述:DC/DC 開關(guān)控制器 Dual DDR selectable Sync buck Controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| TPS51020EVM-001 | 功能描述:電源管理IC開發(fā)工具 TPS51020-001 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| TPS5102DBT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL, HIGH-EFFICIENCY CONTROLLER FOR NOTEBOOK PC POWER |
| TPS5102IDBR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| TPS5102IDBT | 功能描述:DC/DC 開關(guān)控制器 Dual Output Synch Buck Controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。