- 您現在的位置：買賣IC網 > PDF目錄98293 > TS8308500CGL (E2V TECHNOLOGIES PLC) 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68 PDF資料下載
參數資料
| 型號： | TS8308500CGL |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68 |
| 封裝： | 11 X 11 MM, 1.27MM PITCH, CERAMIC, BGA-68 |
| 文件頁數： | 19/50頁 |
| 文件大小： | 491K |
| 代理商： | TS8308500CGL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
26
TS8308500
2193A–BDC–04/03
No performance degradation (i.e.: due to timing jitter) is observed in this particular single-
ended configuration up to 500 Msps Nyquist Conditions (F
IN = 250 MHz).
This is all the more so since the inverted phase clock input pin is 50
terminated on the pack-
age (that is very close to one of the neighboring shield ground pins, which constitutes the local
ground reference for the inphase clock input).
Thus the TS8308500 differential clock input buffer will fully reject the local ground noise (and
any capacitively and inductively coupled noise) as common mode effects. Moreover, a very
low phase noise sinewave generator must be used for enhanced jitter performance.
The typical in-phase clock input amplitude is 1V, centered on 0V (ground) common mode. This
corresponds to a typical clock input power level of 4 dBm into the 50
termination resistor. Do
not exceed 10 dBm to avoid saturation of the preamplifier input transistors.
Figure 30. Single-ended Clock Input (Ground Common Mode):
VCLK common mode = 0V; VCLKB = 0V; 4 dBm typical clock input power level (into 50
termination resistor)
Note:
Do not exceed 10 dBm into the 50
termination resistor for the single clock input power level.
Differential ECL Clock
Input
The clock inputs can be driven differentially with nominal -0.8V/-1.8V ECL levels.
In this mode, a low-phase noise sinewave generator can be used to drive the clock inputs, fol-
lowed by a power splitter (hybrid junction) in order to obtain 180
° out of phase sinewave
signals. Biasing tees can be used for offseting the common mode voltage to ECL levels.
Note: As the biasing tees propagation times are not matching, a tunable delay line is required
in order to ensure the signals are 180
° out of phase, especially at fast clock rates in the
500 Msps range.
Figure 31. Differential Clock Inputs (ECL Levels)
50
(on package)
1 M
0.4 pF
-0.5V
+0.5V
t
[V]
VCLK
CLK or CLKB double pad (pins 37, 38 or 39, 40)
CLK or CLKB
50
reverse termination
VCLK = 0V
VCLK
50
(on package)
1 M
0.4 pF
CLK or CLKB double pad (pins 37, 38 or 39, 40)
CLK or CLKB
-2V
50
reverse termination
-1.8V
-0.8V
[mV]
VCLK
t
VCLKB
Common mode = -1.3V
相關PDF資料 |
PDF描述 |
|---|---|
| TS8308500VGL | 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68 |
| TS8308500CG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| TS8308500CG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| TS83102G0BMGS | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BMGS | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS8308500VGL | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 500 Msps |
| TS8308C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| TS8308J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| TS8308P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| TS831 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
發(fā)布緊急采購，3分鐘左右您將得到回復。