參數(shù)資料
型號: TS8308500CGL
廠商: E2V TECHNOLOGIES PLC
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68
封裝: 11 X 11 MM, 1.27MM PITCH, CERAMIC, BGA-68
文件頁數(shù): 50/50頁
文件大小: 491K
代理商: TS8308500CGL
9
TS8308500
2193A–BDC–04/03
Timing Diagrams
Figure 2. TS8308500 Timing Diagram (500 Msps Clock Rate), Data Ready Reset, Clock Held at LOW Level
Figure 3. TS8308500 Timing Diagram (500 Msps Clock Rate), Data Ready Reset, Clock Held at HIGH Level
TC1
TC2
TA = 250 ps
X
N+1
X
N+2
X
N+3
N
DIGITAL
OUTPUTS
(VIN, VINB)
Data Ready
(DR, DRB)
(CLK, CLKB)
X
N+5
N-4
N-3
N
N-2
N-1
TC = 1000 ps
X
N+4
TOD = 1360 ps
1360 ps
DRRB
1 ns (min)
TDR = 1320 ps
TPD: 4.0 Clock periods
1000 ps
TRDR = 720 ps
N-1
TD2 = TC2+TOD-TDR
= TC2+40 ps = 540 ps
TDR = 1320 ps
DATA
N-5
N+1
TD1 = TC1+TDR-TOD
= TC1-40 ps = 460 ps
TC1
TC2
TA = 250 ps
N+1
N+2
N+3
N
DIGITAL
OUTPUTS
(VIN, VINB)
Data Ready
(DR, DRB)
(CLK, CLKB)
N+5
N-4
N-3
N
N-1
N-2
TC = 1000 ps
N+4
TOD = 1360 ps
1360 ps
DRRB
1 ns (min)
TDR = 1320 ps
TPD: 4.0 Clock periods
TRDR = 720 ps
N-1
TD2 = TC2+TOD-TD
= TC2+40 ps = 540
TDR = 1320 ps
DATA
N-5
N+1
1000 ps
X
TD1 = TC1+TDR-TOD
= TC1-40 ps = 460 ps
相關(guān)PDF資料
PDF描述
TS8308500VGL 1-CH 8-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CBGA68
TS8308500CG 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72
TS8308500CG 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72
TS83102G0BMGS 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83102G0BMGS 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8308500VGL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 500 Msps
TS8308C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
TS8308J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
TS8308P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
TS831 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW