- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365965 > TS88915T TS88915T [Updated 6/02. 19 Pages] Low Skew CMOS PLL Clock Driver. 3 state 70 and 100 MHZ versions PDF資料下載
參數(shù)資料
| 型號： | TS88915T |
| 英文描述： | TS88915T [Updated 6/02. 19 Pages] Low Skew CMOS PLL Clock Driver. 3 state 70 and 100 MHZ versions |
| 中文描述： | TS88915T [更新6月2日。 19頁]低偏移的CMOS PLL時鐘驅(qū)動器。 3國70和100兆赫的版本 |
| 文件頁數(shù)： | 16/19頁 |
| 文件大?。?/td> | 333K |
| 代理商： | TS88915T |
16
TS88915T
2122A–HIREL–06/02
TS88915T System Level
Testing Functionality
Tri-State functionality has been added to the TS88915T to ease system board testing.
Bringing the OE/RST pin low will put all outputs (except for LOCK) into a high imped-
ance state. As long as the PLL_EN pin is low, the Q0-Q4, Q5 and Q/2 outputs will
remain in the low state after the OE/RST until a falling SYNC edge is seen. The 2X_Q
output will be the inverse of the SYNC signal in this mode. If the tri-state functionality will
be used, a pull-up or a pull-down resistor must be tied to the FEEDBACK input pin to
prevent it from floating when the feedback output goes into high impedance.
With the PLL_EN pin low the selected SYNC signal is gated directly into the signal clock
distribution network, bypassing and disabling the VCO. In this mode the outputs are
directly driven by the SYNC input (per the block diagram). This mode can also be used
for low frequency board testing.
Note: If the outputs are put into 3-state during normal PLL operation, the loop will be
broken and phase-lock will be lost. It will take a maximum of 10 ms (t
LOCK
spec) to
regain phase-lock after the OE/RST pin goes back high.
Preparation For
Delivery
Packaging
Microcircuits are prepared for delivery in accordance with MIL-PRF-38535.
Certificate of Compliance
Atmel offers a certificate of compliances with each shipment of parts, affirming the prod-
ucts are in compliance either with MIL-STD-883 and guarantying the parameters not
tested at temperature extremes for the entire temperature range.
Handling
MOS devices must be handled with certain precautions to avoid damage due to accu-
mulation of static charge. Input protection devices have been designed in the chip to
minimize the effect of this static buildup. However, the following handling practices are
recommended:
Devices Should Be Handled On Benches With Conductive And Grounded Surfaces
Ground Test Equipment, Tools And Operator
Do Not Handle Devices By The Leads.
Store Devices In Conductive Foam Or Carriers.
Avoid Use Of Plastic, Rubber, Or Silk In Mos Areas.
Maintain Relative Humidity Above 50 Percent If Practical.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS902AID | Voltage-Feedback Operational Amplifier |
| TS902AIN | Voltage-Feedback Operational Amplifier |
| TS902BID | Voltage-Feedback Operational Amplifier |
| TS902BIN | Voltage-Feedback Operational Amplifier |
| TS902IDT | OP-AMP|DUAL|CMOS|SOP|14PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS88915TMR70 | 功能描述:IC CLK DVR 8OUT PLL 70MHZ 29PGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| TS88915TMW70 | 功能描述:IC CLK DVR 8OUT PLL 70MHZ 28LCCC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| TS88915TMWB/T55 | 制造商:e2v technologies 功能描述: |
| TS88915TMWB/T70 | 制造商:e2v technologies 功能描述:PLL Clock Driver Single 35MHz to 70MHz 28-Pin LDCC |
| TS88915TVW100 | 功能描述:IC CLK DVR 8OUT PLL 28LCCC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。