- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365968 > TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB14C01MHV |
| 英文描述： | IC APEX 20KE FPGA 160K 484-FBGA |
| 中文描述： | 收發(fā)器 |
| 文件頁(yè)數(shù)： | 20/35頁(yè) |
| 文件大?。?/td> | 224K |
| 代理商： | TSB14C01MHV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
5
–
3
5.4
Using the EX_ID and EX_PRI Pins
During arbitration, each node that is arbitrating for the bus drives its priority code and then its arbitration number out
onto the bus. The most significant bit (MSB) of the priority field is transmitted first. The least significant bit (LSB) of
the priority field is followed by the MSB of the arbitration number. The lowest priority level (all zeroes) is reserved for
fair arbitration, and the highest priority level (all ones) is reserved for the identification of the cycle start packet. The
node with the highest priority (or if all priorities were zero, the highest node number) is the first to drive a 1 onto the
bus during arbitration. The node that sends the first 1 and reads it back wins the bus. In the TSB14AA1A, the priority
code and arbitration number can be set externally through the EX_PR and EX_ID pins. Upon hardware reset or
SWHRST, the 4-bit priority code and 6-bit physical_ID are reinitialized to the external pin values. However, unlike the
equivalent field in the cable environment, the priority and physical_ID in the backplane environment is writeable. The
priority code and physical_ID of each node can be reassigned to different values other than the external pin values
after the hardware reset or SWHRST.
5.5
Testability and Debug
The TSB14AA1A offers an extensive testability and debug function. The TSB14AA1A offers the following testability
enhancements:
Register 0000b may have all eight bits written to and read from for verification of
stuck at
bits or pins. Note
that bits 6 and 7 must be at a logical low (0) for correct normal operation.
Register 0010b contains the physical ID that last won the bus (sent the last packet). Note that after a robust
bus reset this field becomes all ones.
Register 0011b contains the currently captured values of the received data and received strobe pins on the
device for verification of the recent state of the 1394 bus. It also contains the state of the CLK_SEL0 and
CLK_SEL1 pins to verify correct setup of the TSB14AA1A.
Register 0101 contains the product identifier for the TSB14AA1A. This allows software to verify the revision
of the part that is installed in a system.
Register 0110b contains the priority of the last packet sent on the bus. Note that after a robust bus reset
this field becomes all ones.
Register 0111b may be used to verify the state of the pins TDATA, TSTRB, OCDOE, and TDOE by reading
the bits with the same name.
Register 0111b, in combination with register 0011b and the M-TEST pin, may be used to verify the
connectivity of the 14AA1A, the transceiver selected and the 1394 bus. Note that this test will break the 1394
bus by driving DC states on the bus. Normal operation is
not possible
when this test mode is invoked. The
connectivity test is performed as follows:
1.
Set the M_TEST pin to the HIGH state, to hardware enable this testing mode. To enable this, use a
jumper, dip switch, or higher layer GPIO.
Set the ENDLS bit to 1 via register write, to software enable the DC driving of the TDATA, TSTRB,
OCDOE, and TDOE pins.
With the M_TEST pin and ENDLS register bit set to 1, write 0 to DDLS.
Verify the TDATA bit reads 0 and RDATA bit reads 0
With the M_TEST pin and ENDLS register bit set to 1, write 1 to DDLS.
Verify the TDATA bit reads 1 and RDATA bit reads 1
With the M_TEST pin and ENDLS register bit set to 1, write 0 to DSLS.
Verify the TSTRB bit reads 0 and RSTRB bit reads 0
With the M_TEST pin and ENDLS register bit set to 1, write 1 to DSLS.
10. Verify the TSTRB bit reads 1 and RSTRB bit reads 1
11. To return to normal operation, set the M_TEST pin to 0 and set the ENDLS register bit to 0. The RDATA,
RSTRB, TDATA, TSTRB, TDOE, and OCDOE bits will still be operational since they are read-only bits.
2.
3.
4.
5.
6.
7.
8.
9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB21LV03MHV | IC APEX 20KE FPGA 200K 484-FBGA |
| TSB21LV03CHV | IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB2203X6MMX30M | IC APEX 20KE FPGA 200K 240-PQFP |
| TSB2204.5X12MMX20M | IC APEX 20KE FPGA 200K 240-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB14C01PM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
| TSB150002DS | 制造商:TE Connectivity 功能描述: |
| TSB150004DS | 制造商:TE Connectivity 功能描述:Conn Europa Terminal Blocks 8 POS 13.5mm Screw ST Cable Mount 40A/Contact |
| TSB150005 | 功能描述:柵欄接線端子 5P TERM BLOCK 13.5MM 300V 40A RoHS:否 制造商:TE Connectivity / AMP 產(chǎn)品:Barrier Terminal Blocks 系列: 類型:Dual Barrier, Flat Block without Mounting Ears 節(jié)距:9.53 mm 位置/觸點(diǎn)數(shù)量:2 線規(guī)量程:22-12 電流額定值:20 A 電壓額定值:300 V 安裝風(fēng)格:Through Hole 安裝角:Vertical 端接類型:Screw 觸點(diǎn)電鍍:Tin |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。