- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365968 > TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA PDF資料下載
參數(shù)資料
| 型號： | TSB14C01MHV |
| 英文描述： | IC APEX 20KE FPGA 160K 484-FBGA |
| 中文描述： | 收發(fā)器 |
| 文件頁數(shù)： | 29/35頁 |
| 文件大小： | 224K |
| 代理商： | TSB14C01MHV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁
6
–
9
6.2.6
Backplane Timing Definitions
Logic Skew
—
The skew between data and strobe within the physical layer itself due to internal skews
between data and strobe logic.
Spatial Skew
—
The skew between data and strobe due to differences in propagation delays along the
transmission line from the arbiter to the transceiver.
Package Skew
—
The propagation delay difference through the transceiver between the data and strobe
channels.
Backplane Skew
—
The skew along the backplane itself due to impedance and/or mismatched data and
strobe line length.
Receive Setup/Hold
—
The setup and hold time needed to latch the incoming data within the PHY arbiter,
based on the recovered clock from Data_Rx and Strb_Rx.
Total Transmit Skew
—
The total skew between data and strobe in transmitting data from the PHY out to the
bus. This is given by the following equation:
Total Transmit Skew = Transmit Package Skew + Spatial Skew + Logic Skew
Total Receive Skew
—
The total skew between data and strobe in receiving data from the bus into the PHY.
This is given by the following equation:
Total Receive Skew = Receive Package Skew + Spatial Skew + Receive Setup + Receive Hold
Skew Margin
—
The bit cell period minus all skews. This is given by the following equation:
Skew Margin = Bit Cell Period
–
Total Transmit Skew
–
Backplane Skew
–
Total Receive Skew
Transmit Edge Separation
—
The minimum time required between any two consecutive transitions of the
bus signals to ensure proper operation of data-strobe bit level encoding. Transmit edge separation is
measured from the midpoint of the signal transition to the midpoint of the next signal transition out on the
bus. Minimum transmit edge separation is the minimum bit cell period less the maximum total transmit skew.
Receive Edge Separation
—
The minimum time required between any two consecutive transitions of the bus
signals to ensure proper operation of data-strobe bit level decoding. Receive edge separation is measured
from the midpoint of the signal transition to the midpoint of the next signal transition out on the bus. This
is the minimum bit cell period reduced by the amount of maximum total transmit skew and maximum
backplane skew.
6.2.7
Gap Timing
A gap is a period of time during which the bus is idle (Data_Rx and Strb_Rx are unasserted). There are three types
of gaps:
Acknowledge Gap
—
Appears between the end of a packet and an acknowledge, as well as between
isochronous transfers. A node should detect the occurrence of an acknowledge gap after the bus has been
in an unasserted state for 4 arbitration clock times (approximately 81.38 ns) but should not assert the bus
until a total of 8 arbitration clock times (approximately 182.76 ns) have occurred. This requirement ensures
that a node is given adequate time to detect the acknowledge gap before the bus is asserted by another
node upon detecting an acknowledge gap. This includes the minimum time required to detect a Bus_Idle
(4 arbitration clock times), as well as the maximum delay between the arbitration state machine within any
two nodes on the bus (another 4 arbitration clock times).
Subaction Gap
—
Appears before asynchronous transfers within a fairness interval. A node should detect
the occurrence of a subaction gap after the bus has been in an unasserted state for at least 16 arbitration
clock times (approximately 325.52 ns), but should not assert the bus until a total of 20 arbitration clock times
(approximately 406.9 ns) have occurred. This requirement ensures that a node is given adequate time to
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB21LV03MHV | IC APEX 20KE FPGA 200K 484-FBGA |
| TSB21LV03CHV | IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB2203X6MMX30M | IC APEX 20KE FPGA 200K 240-PQFP |
| TSB2204.5X12MMX20M | IC APEX 20KE FPGA 200K 240-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB14C01PM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
| TSB150002DS | 制造商:TE Connectivity 功能描述: |
| TSB150004DS | 制造商:TE Connectivity 功能描述:Conn Europa Terminal Blocks 8 POS 13.5mm Screw ST Cable Mount 40A/Contact |
| TSB150005 | 功能描述:柵欄接線端子 5P TERM BLOCK 13.5MM 300V 40A RoHS:否 制造商:TE Connectivity / AMP 產(chǎn)品:Barrier Terminal Blocks 系列: 類型:Dual Barrier, Flat Block without Mounting Ears 節(jié)距:9.53 mm 位置/觸點(diǎn)數(shù)量:2 線規(guī)量程:22-12 電流額定值:20 A 電壓額定值:300 V 安裝風(fēng)格:Through Hole 安裝角:Vertical 端接類型:Screw 觸點(diǎn)電鍍:Tin |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。