- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365987 > TSPC106AVGS66CG MEMORY CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | TSPC106AVGS66CG |
| 英文描述： | MEMORY CONTROLLER |
| 中文描述： | 內(nèi)存控制器 |
| 文件頁數(shù)： | 33/40頁 |
| 文件大?。?/td> | 569K |
| 代理商： | TSPC106AVGS66CG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
33
TSPC106
2102B
–
HIREL
–
02/02
PCI Interface
The TSPC106
’
s PCI interface is compliant with the PCI Local Bus Specification, Revi-
sion 2.1, and follows the guidelines in the PCI System Design Guide, Revision 1.0 for
host bridge architecture. The PCI interface connects the processor and memory buses
to the PCI bus, to which I/O components are connected. The PCI bus uses a 32-bit mul-
tiplexed address/data plus various control and error signals.
The PCI interface of the TSPC106 functions as both a master and target device. As a
master, the TSPC106 supports read and write operations to the PCI memory space, the
PCI I/O space, and the PCI configuration space. The TSPC106 also supports PCI spe-
cial-cycle and interrupt-acknowledge commands. As a target, the TSPC106 supports
read and write operations to system memory. Mode selectable big-endian to little-endian
conversion is supplied at the PCI interface.
Internal buffers are provided for I/O operation between the PCI bus and the 60x proces-
sor or memory. Processor read and write operations each have a 32-byte buffer and
memory operation has one 32-byte read buffer and two 32-byte write buffers.
System Design
Information
This section provides electrical and thermal design recommendations for successful
application of the TSPC106.
PLL Configuration
The TSPC106 requires a single system clock input, SYSCLK. The SYSCLK frequency
dictates the frequency of operation for the PCI bus. An internal PLL on the TSPC106
generates a master clock that is used for all of the internal (core) logic. The master clock
provides the core frequency reference and is phase-locked to the SYSCLK input. The
60x processor, L2 cache and memory interfaces operate at the core frequency. In the
5:2 clock mode (Rev. 4.0 only), the TSPC106 needs to sample the 60x bus clock (on the
LBCLAIM configuration input) to resolve clock phasing with the PCI bus clock
(SYSCLK).
The PLL is configured by the PLL[0:3] signals. For a given SYSCLK (PCI bus) fre-
quency, the clock mode configuration signals (PLL[0:3]) set the core frequency (and the
frequency of the VCO controlling the PLL lock). The supported core and VCO frequen-
cies and the corresponding PLL[0:3] settings are provided in Table 19.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSPC106AVGS83CE | MEMORY CONTROLLER |
| TSPC106AVGS83CG | MEMORY CONTROLLER |
| TSPC106AVGSU66CE | MEMORY CONTROLLER |
| TSPC106AVGSU66CG | MEMORY CONTROLLER |
| TSPC106AVGSU83CE | MEMORY CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSPC106AVGS83CE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGS83CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T66CE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T66CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T83CE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。