- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385951 > TVP5031CPFP (Texas Instruments, Inc.) Color Decoder Circuit PDF資料下載
參數(shù)資料
| 型號： | TVP5031CPFP |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Color Decoder Circuit |
| 中文描述： | 彩色解碼器電路 |
| 文件頁數(shù)： | 45/85頁 |
| 文件大?。?/td> | 378K |
| 代理商： | TVP5031CPFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
2–29
2.6.7
Parallel Host Interface Microcode Read Operation
Data read from indirect register 8E will be read from the TVP5031 program RAM. During the read cycle the
microprocessor will reset and point to location zero in the program and will remain reset. Upon completion of the read
operation, a microprocessor clear-reset operation is required. This is performed by writing into the 7F register to clear
reset and resume microprocessor function. (There is no specific data requirement to be written into the 7F register,
any data will resume microprocessor function.)
To avoid violating PHI cycle time requirements during a microcode read operation the host can poll the cycle complete
bit in the PHI status register after writing to the PHI address register. Alternatively, the cycle complete enable bit in
the interrupt enable register (indirect address C1) can be set to generate an interrupt for the host when the read data
is available in the PHI data register.
Step 1
Write program RAM read address
A1
0
A0
0
D7
1
D6
0
D5
0
D4
0
D3
1
D2
1
D1
1
D0
0
(Wait for cycle complete status or interrupt)
Step 2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Read program RAM read data
NOTE: Repeat Steps 1 and 2 until all program RAM data has been read.
0
1
data
Step 3
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write reset clear register address
0
0
0
1
1
1
1
1
1
1
Step 4
Write reset clear register data
A1
0
A0
1
D7
X
D6
X
D5
X
D4
X
D3
X
D2
X
D1
X
D0
X
(Wait for cycle complete status or interrupt)
2.7
VBI Data Processor
The TVP5031 VBI data processor slices, parses, and performs error checking on teletext data contained in the
vertical blanking interval or during active lines. Teletext formats supported are North American Basic Teletext
Specification (NABTS) equivalent to ITU-R BT.653 system C, and World System Teletext (WST) equivalent to ITU-R
BT.653 system B
.
Data is stored in an internal FIFO and may be read via the host port or transmitted as ancillary data
in the digital video stream in BT.656 mode. The VBI data FIFO holds up to 14 lines of NABTS or 11 lines of WST data.
Interrupts generated by the VBI data processor are configurable to enable host synchronization for retrieval of
full-field teletext data.
Closed caption data may also be sliced by the VBI data processor and is stored in a register accessible via the host
port.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TVR4J | TOSHIBA Fast Recovery Diode Silicon Diffused Type High Speed Rectifier Applications (fast recovery) |
| TVR4N | TOSHIBA Fast Recovery Diode Silicon Diffused Type High Speed Rectifier Applications (fast recovery) |
| TVU001 | 14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator |
| TVU002 | 14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator |
| TVU004 | 14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP5031PFP | 功能描述:IC 9-BIT VIDEO DECODER 80-QFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| TVP5031TQFP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:NTSC/PAL VIDEO DECODER |
| TVP5040 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:NTSC/PAL Digital Video Decoder With Macrovision Detection |
| TVP5040CPFP | 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| TVP5040CPFPG4 | 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。