參數(shù)資料
型號: UPD44321361GF-A75
廠商: NEC Corp.
英文描述: 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
中文描述: 32兆位ZEROSB SRAM的流動經(jīng)手術(shù)
文件頁數(shù): 1/24頁
文件大?。?/td> 299K
代理商: UPD44321361GF-A75
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with NEC Electronics sales
representative for availability and additional information.
MOS INTEGRATED CIRCUIT
μ
PD44321181, 44321361
32M-BIT ZEROSB
TM
SRAM
FLOW THROUGH OPERATION
Document No. M15958EJ5V0DS00 (5th edition)
Date Published April 2005 NS CP(K)
Printed in Japan
DATA SHEET
The mark shows major revised points.
2002, 2005
Description
The
μ
PD44321181 is a 2,097,152-word by 18-bit and the
μ
PD44321361 is a 1,048,576-word by 36-bit ZEROSB
static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.
The
μ
PD44321181 and
μ
PD44321361 are optimized to eliminate dead cycles for read to write, or write to read
transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit burst counter and
output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input
(CLK).
The
μ
PD44321181 and
μ
PD44321361 are suitable for applications which require synchronous operation, high
speed, low voltage, high density and wide bit configuration, such as buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State
(“Sleep”). In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes
normal operation.
The
μ
PD44321181 and
μ
PD44321361 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package thickness
for high density and low capacitive loading.
Features
Low voltage core supply: V
DD
= 3.3 ± 0.165 V / 2.5 ± 0.125 V
Synchronous operation
100 percent bus utilization
Internally self-timed write control
Burst read / write : Interleaved burst and linear burst sequence
Fully registered inputs and outputs for flow through operation
All registers triggered off positive clock edge
3.3V or 2.5V LVTTL Compatible : All inputs and outputs
Fast clock access time : 7.5 ns (117 MHz)
Asynchronous output enable : /G
Burst sequence selectable : MODE
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
Separate byte write enable : /BW1 to /BW4 (
μ
PD44321361)
/BW1 and /BW2 (
μ
PD44321181)
Three chip enables for easy depth expansion
Common I/O using three state outputs
相關(guān)PDF資料
PDF描述
UPD44321181 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
UPD44321181GF-A75 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
UPD44323362F1-C40-FJ1 32M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 1M-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE
UPD44323362 32M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 1M-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE
UPD44324082F5-E50-EQ2 36M-BIT DDRII SRAM 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44324182BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:RENUPD44324182BF5-E40-FQ1-A 36M-BIT(2M-W
UPD44324185BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 2M x 18 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324365BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA