參數(shù)資料
型號： UPD44321361GF-A75
廠商： NEC Corp.
英文描述： 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
中文描述： 32兆位ZEROSB SRAM的流動(dòng)經(jīng)手術(shù)
文件頁數(shù)： 10/24頁
文件大小： 299K
代理商： UPD44321361GF-A75
10
Data Sheet M15958EJ5V0DS
μ
PD44321181, 44321361
Asynchronous Truth Table
Operation
/G
I/O
Read Cycle
L
Data-Out
Read Cycle
H
High-Z
Write Cycle
×
High-Z, Data-In
Deselected
×
High-Z
Remark
×
: don’t care
Synchronous Truth Table
Operation
/CE
CE2
/CE2
ADV
/WE
/BWs
/CKE
CLK
I/O
Address
Note
Deselected
H
×
×
L
×
×
L
L
→
H
High-Z
None
1
Deselected
×
L
×
L
×
×
L
L
→
H
High-Z
None
1
Deselected
×
×
H
L
×
×
L
L
→
H
High-Z
None
1
Continue Deselected
×
×
×
H
×
×
L
L
→
H
High-Z
None
1
Read Cycle / Begin Burst
L
H
L
L
H
×
L
L
→
H
Data-Out
External
Read Cycle / Continue Burst
×
×
×
H
×
×
L
L
→
H
Data-Out
Next
Write Cycle / Begin Burst
L
H
L
L
L
L
L
L
→
H
Data-In
External
Write Cycle / Continue Burst
×
×
×
H
×
L
L
L
→
H
Data-In
Next
Write Cycle / Write Abort
L
H
L
L
L
H
L
L
→
H
High-Z
External
Write Cycle / Write Abort
×
×
×
H
×
H
L
L
→
H
High-Z
Next
Stall / Ignore Clock Edge
×
×
×
×
×
×
H
L
→
H
Current
2
Notes 1.
Deselect status is held until new “Begin Burst” entry.
2.
If an Ignore Clock Edge command occurs during a read operation, the I/O bus will remain active (Low
impedance). If it occurs during a write cycle, the bus will remain High impedance. No write operation will
be performed during the Ignore Clock Edge cycle.
Remarks 1.
×
: don’t care
2.
/BWs = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) are LOW.
/BWs = H means all byte write enables (/BW1, /BW2, /BW3 or /BW4) are HIGH.
相關(guān)PDF資料
PDF描述
UPD44321181 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
UPD44321181GF-A75 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
UPD44323362F1-C40-FJ1 32M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 1M-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE
UPD44323362 32M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 1M-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE
UPD44324082F5-E50-EQ2 36M-BIT DDRII SRAM 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44324182BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:RENUPD44324182BF5-E40-FQ1-A 36M-BIT(2M-W
UPD44324185BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 2M x 18 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324365BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*