參數(shù)資料
型號: UPD4564323G5-A10-9JH
廠商: NEC Corp.
英文描述: 64M-bit Synchronous DRAM 4-bank, LVTTL
中文描述: 6400位同步DRAM 4銀行,LVTTL
文件頁數(shù): 6/84頁
文件大?。?/td> 1048K
代理商: UPD4564323G5-A10-9JH
Data Sheet M14376EJ2V0DS00
6
μ
PD4564323 for Rev.
E
CONTENTS
1.
Input / Output Pin Function .............................................................................................................. 8
2.
Commands ......................................................................................................................................... 9
3.
Simplified State Diagram ................................................................................................................ 12
4.
Truth Table ....................................................................................................................................... 13
4.1
Command Truth Table............................................................................................................................. 13
4.2
DQM Truth Table...................................................................................................................................... 13
4.3
CKE Truth Table....................................................................................................................................... 13
4.4
Operative Command Table .................................................................................................................... 14
4.5
Command Truth Table for CKE ............................................................................................................. 17
5.
Initialization ...................................................................................................................................... 18
6.
Programming the Mode Register ................................................................................................... 19
7.
Mode Register .................................................................................................................................. 20
7.1
Burst Length and Sequence .................................................................................................................. 21
8.
Address Bits of Bank-Select and Precharge ................................................................................ 22
9.
Precharge ......................................................................................................................................... 23
10. Auto Precharge ................................................................................................................................ 24
10.1
Read with Auto Precharge .................................................................................................................. 24
10.2
Write with Auto Precharge .................................................................................................................. 25
11. Read / Write Command Interval ..................................................................................................... 26
11.1
Read to Read Command Interval ........................................................................................................ 26
11.2
Write to Write Command Interval ....................................................................................................... 26
11.3
Write to Read Command Interval ........................................................................................................ 27
11.4
Read to Write Command Interval ........................................................................................................ 28
12. Burst Termination ........................................................................................................................... 29
12.1
Burst Stop Command .......................................................................................................................... 29
12.2
Precharge Termination ........................................................................................................................ 30
12.2.1
12.2.2
Precharge Termination in READ Cycle .................................................................................... 30
Precharge Termination in WRITE Cycle .................................................................................. 31
相關(guān)PDF資料
PDF描述
UPD4564323G5-A10B-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A60-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A80-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A70-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD46128512-E10X 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD4564323G5-A10BL-9HJ 制造商:Renesas Electronics Corporation 功能描述:
UPD45D128442G5C759LG 制造商:NEC 功能描述:*
UPD4701AC-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702C-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702G-A 制造商:Renesas Electronics 功能描述:Cut Tape