28
μ
PD70208H, 70216H
Data Sheet U13225EJ4V0DS00
Figure 7-2. Example of I/O Space Division
Remark
The division specification and the size of each block are set by means of a system I/O area register.
7.2
RELATION BETWEEN WCU AND READY PIN
When wait cycles exceeding 3 clock cycles are necessary, the WCU and the READY signal pin can be used in
combination. The number of wait cycles specified by the WCU set value or the number of wait cycles under READY control,
whichever is larger, is inserted.
Figure 7-3. WCU and READY Control
FFFFH
0000H
Upper I/O Block
Middle I/O Block
Lower I/O Block
64K-Byte I/O Area
READY
WCU
Bus Control
V40HL/V50HL