
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE (UART)
User
’
s Manual U15862EJ3V0UD
454
15.6.2 Transmit operation
When the UARTEn bit is set to 1 in the ASIMn register, a high level is output from the TXDn pin.
Then, when the TXEn bit is set to 1 in the ASIMn register, transmission is enabled, and the transmit operation is
started by writing transmit data to transmission buffer register n (TXBn).
(1) Transmission enabled state
This state is set by the TXEn bit in the ASIMn register.
TXEn = 1: Transmission enabled state
TXEn = 0: Transmission disabled state
Since UARTn does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm
whether the destination is in a reception enabled state.
(2) Starting a transmit operation
In the transmission enabled state, a transmit operation is started by writing transmit data to transmission
buffer register n (TXBn). When a transmit operation is started, the data in TXBn is transferred to transmission
shift register. Then, the transmission shift register outputs data to the TXDn pin (the transmit data is
transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added
automatically.
(3) Transmission interrupt request
When the transmission shift register becomes empty, a transmission completion interrupt request (INTSTn) is
generated. The timing for generating the INTSTn interrupt differs according to the specification of the stop bit
length. The INTSTn interrupt is generated at the same time that the last stop bit is output.
If the data to be transmitted next has not been written to the TXBn register, the transmit operation is
suspended.
Caution
Normally, when the transmission shift register becomes empty, a transmission completion
interrupt (INTSTn) is generated. However, no transmission completion interrupt (INTSTn) is
generated if the transmission shift register becomes empty due to the input of RESET.