參數(shù)資料
型號(hào): UPD72042GT
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁數(shù): 70/92頁
文件大?。?/td> 373K
代理商: UPD72042GT
μ
PD72042
70
Data Sheet S14870EJ1V0DS00
6.3 INTERRUPT ROUTINE
The interrupt routine performs the required processing when an interrupt request is issued from the
μ
PD72042.
The interrupt routine disables the interrupts received from the
μ
PD72042, reads the statuses (FLG and RCR
registers) of the
μ
PD72042, and sets the communication flags to be used by the main routine.
To enable the handling of an interrupt request which may occur while the interrupts from the
μ
PD72042 are
disabled, do not clear the interrupt flags such that such a request can be detected upon the completion of the interrupt
routine processing (see
Fig. 6-2
).
Fig. 6-2 Operation when an Interrupt Occurs during Execution of Interrupt Routine
IRQ
RCR
Microcompute
routine
Main routine
(interrupts enabled)
Interrupt routine
(interrupts disabled)
Interrupt routine
(interrupts disabled)
相關(guān)PDF資料
PDF描述
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD75008 4-BIT SINGLE-CHIP MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
UPD7225GB-3B7(A) 制造商:Renesas Electronics Corporation 功能描述: