參數(shù)資料
型號(hào): UPD72042GT
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁(yè)數(shù): 80/92頁(yè)
文件大?。?/td> 373K
代理商: UPD72042GT
μ
PD72042
80
Data Sheet S14870EJ1V0DS00
6.4.6 Transmission Processing Routine
This routine is executed when TRRQ has been set by the interrupt routine during the execution of master
transmission processing routine 1 (see
6.4.4 (1)
), master transmission processing routine 2 (see
6.4.4 (2)
), or the
slave data transmission processing routine (see
6.4.5
).
Fig. 6-11 shows the flow of the transmission processing routine.
Fig. 6-11 Flow of Transmission Processing Routine
Notes 1.
Indicates that transmission of the communication frame has ended (terminated normally or suspended).
2.
Indicates that setting of the transmission data has been completed with the current TBF.
Y
N
0
1
××
10 or
××
11
××
00
Start
TRCF
Read STR
TFL
|
| + 1
TBF
Transmission data (I-th byte)
End 1
Note 1
End 2
Note 2
MTRQF (STRQF)
0
TRRQ
0
; Transmission terminated
normally or suspended
I > Number of bytes
in tranmission data
相關(guān)PDF資料
PDF描述
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD75008 4-BIT SINGLE-CHIP MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤(pán) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
UPD7225GB-3B7(A) 制造商:Renesas Electronics Corporation 功能描述: