
Data Sheet S14308EJ6V0DS00
38
μ
PD7225
DC Characteristics (T
A
=
10 to +70
°
C, V
DD
= 5 V
±
10%)
Item
Symbol
Condition
MIN.
TYP.
MAX.
Unit
High level input voltage
V
IH
0.7 V
DD
V
DD
V
Low level input voltage
V
IL
0
0.3 V
DD
V
High level output voltage
V
OH
/SYNC, /BUSY, I
OH
=
10
μ
A
V
DD
0.5
V
Low level output voltage
V
OL1
/BUSY, I
OL
= 100
μ
A
0.5
V
V
OL2
/SYNC, I
OL
= 900
μ
A
1.0
V
Output short-circuit current
I
OS
/SYNC, V
O
= 1 V
300
μ
A
High level input leakage current
I
LIH
V
I
= V
DD
2
μ
A
Low level input leakage current
I
LIL
V
I
= 0 V
2
μ
A
High level output leakage current
I
LOH
V
O
= V
DD
2
μ
A
Low level output leakage current
I
LOL
V
O
= 0 V
2
μ
A
Common output impedance
R
COM
COM0 to COM3
Note 1
, V
DD
≥
V
LCD
5
7
k
Segment output impedance
R
SEG
S0 to S31
Note 1
, V
DD
≥
V
LCD
7
14
k
Power supply voltage
I
DD
CL1 external clock, f
C
= 200 kHz
Note 2
100
250
μ
A
Notes 1.
Applies to Static, 1/2 bias, 1/3 bias
2.
Abnormal current will flow if the external clock supply is removed.
DC Characteristics (T
A
= 0 to +70
°
C, V
DD
= 2.7 to 5.5 V)
Item
Symbol
Condition
MIN.
TYP.
MAX.
Units
High level input voltage
V
IH1
Except /SCK
0.7 V
DD
V
DD
V
V
IH2
/SCK
0.8 V
DD
V
DD
V
Low level input voltage
V
IL1
Except /SCK
0
0.3 V
DD
V
V
IL2
/SCK
0
0.2 V
DD
V
High level output voltage
V
OH
/SYNC, /BUSY, I
OH
=
7
μ
A
V
DD
0.75
V
Low level output voltage
V
OL1
/BUSY, I
OL
= 100
μ
A
0.5
V
V
OL2
/SYNC, I
OL
= 400
μ
A
0.5
V
Output short-circuit current
I
OS
/SYNC, V
O
= 0.5 V
200
μ
A
High level input leakage current
I
LIH
V
I
= V
DD
2
μ
A
Low level input leakage current
I
LIL
V
I
= 0 V
2
μ
A
High level output leakage current
I
LOH
V
O
= V
DD
2
μ
A
Low level output leakage current
I
LOL
V
O
= 0 V
2
μ
A
Common output impedance
R
COM
COM0 to COM3
Note 1
, V
DD
≥
V
LCD
6
k
Segment output impedance
R
SEG
S0 to S31
Note 1
, V
DD
≥
V
LCD
12
k
Power supply voltage
I
DD
CL external clock, V
DD
= 3 V
±
10%,
f
C
= 140 kHz
Note 2
30
100
μ
A
Notes 1.
Applies to Static and 1/3 bias
2.
Abnormal current will flow if the external clock supply is removed.