- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378746 > UPD7225GC-AB6 (NEC Corp.) PROGRAMMABLE LCD CONTROLLER/DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD7225GC-AB6 |
| 廠商： | NEC Corp. |
| 英文描述： | PROGRAMMABLE LCD CONTROLLER/DRIVER |
| 中文描述： | 可編程LCD控制器/驅(qū)動(dòng) |
| 文件頁數(shù)： | 8/52頁 |
| 文件大?。?/td> | 289K |
| 代理商： | UPD7225GC-AB6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Data Sheet S14308EJ6V0DS00
8
μ
PD7225
2.
INTERNAL SYSTEM CONFIGURATION
2.1 Serial Interface
The serial interface consists of an 8-bit serial register and a 3-bit SCK counter.
The serial register clocks in the serial data from the SI pin at the rising edge of /SCK. At the same time, the SCK
counter increments (+1) the serial clock. As a result, if an overflow occurs (when eight pulses are counted), input
from the SI pin is disabled (/BUSY = 0), and the contents of the serial register is output to the command/data register.
The /SCK should be set to high before serial data is input and after the data has been input (after eight clocks are
input to /SCK).
Serial data must be input to the SI pin beginning with MSB first.
MSB
D7
PD7225
μ
SI pin
LSB
D6
D5
D4
D3
D2
D1
D0
2.2 Command/Data Register
The command/data register latches the contents of the serial register in order to process the serial data clocked
into the serial register. After the serial data is latched, if the clocked in data is specified as command, the
command/data register transfers its contents to the command decoder. If specified as data the command/data
register transfers its contents to data memory or the segment decoder.
2.3 Command Decoder
When the contents of the command/data register are specified as a command (C, /D was high when data was
input), the command decoder, clocks in the contents of the command/data register and controls the
μ
PD7225.
2.4 Segment Decoders
The
μ
PD7225 has a 7-segment decoder for use with divide-by-3 and divide-by-4 time division, and a 14-segment
decoder for use divide-by-4 time division.
The 7-segment decoder can generate signals for numeric characters 0 to 9 and six different symbols. The 14-
segment decoder can generate signals for 36 alphanumeric characters and 13 different symbols. When the WITH
SEGMENT DECODER command is executed, if the contents of the command/data register are specified as data, the
contents will be input to the segment decoder, and converted to display codes, and then automatically written to the
data memory. Whether to select the 7-segment decoder or 14-segment decoder is determined by the most
significant bit (bit 7) of the data input to the segment decoder. It the most significant bit is 0, the 7-segment decoder
will be selected. If it is 1, the 14-segment decoder will be selected. If the 7-segment decoder is selected (however,
divide-by-3 and divide-by-4 time division), the lower 4 bits (bit 3 to bit 0) of the input data (C, /D = 0) will be decoded
and written to the data memory.
If the 14- segment decoder is selected (however, divide-by-4 time division), the lower 7 bits of the input data (C, /D
= 0) will be decoded and written to the data memory.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD7225G01 | PROGRAMMABLE LCD CONTROLLER/DRIVER |
| UPD7225G00 | PROGRAMMABLE LCD CONTROLLER/DRIVER |
| UPD7225GB-3B7 | PROGRAMMABLE LCD CONTROLLER/DRIVER |
| UPD7227 | CMOS, Intelligent, Dot-Matrix LCD Controller/Driver |
| UPD72852A | IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。