參數(shù)資料
型號(hào)： UPD72852
廠商： NEC Corp.
英文描述： MOS INTEGRATED CIRCUIT
中文描述： 馬鞍山集成電路
文件頁(yè)數(shù)： 10/48頁(yè)
文件大?。?/td> 249K
代理商： UPD72852
Data Sheet S14920EJ3V0DS
10
μ
PD72852
Table
2-1. Bit Field Description (2/3)
Field
Size
R/W
Reset value
Description
Total_ports
4
R
0010
Supported port number.
0010: 2 ports
Max_speed
3
R
See
Description
Indicate the maximum speed that this node supports.
Set variable by SPD pin(61 pin).
When SPD = “0” then 001: 98.304 and 196.608 Mbps.
When SPD = “1” then 010: 98.304, 196.608 and 393.216 Mbps.
Delay
4
R
0000
Indicate worst case repeating delay time. 144 + (Delay x 20) = 144 nsec
Link_active
1
R/W
1
Link active.
1: Enable
0: Disable
The logical AND status of this bit and LPS pin.
State will be referred to “L bit” of Self-ID Packet#0.
Contender
1
R/W
See
Description
Contender.
“1” indicate this node support bus manager function. This bit will be referred
to “C bit” of Self-ID Packet#0.
The reset data is depending on CMC pin setting.
CMC pin condition
1: Pull up (Contender)
0: Pull down (Non Contender)
Jitter
3
R
010
The difference of repeating time (Max.-Min.). (2+1) x 20=60 nsec
Pwr_class
3
R/W
See
Description
Power class.
Please refer to IEEE1394a-2000 [4.3.4.1].
This bit will be referred to Pwr field of Self-ID Packet#0.
The reset data will be determined by PC0-PC2 Pin status.
Watchdog
1
R/W
0
Watchdog Enable.
This bit serves two purposes.
When set to 1, if any one port does resume, the Port_event bit becomes 1.
This function has no effect when SUS/RES(19pin) = “0”.
To determine whether or not an interrupt condition shall be indicated to the
Link. On condition of LPS = 0 and Watchdog = 0, LKON as interrupt of Loop,
Pwr_fail, Timeout is not output. This function has effect both when
SUS/RES(19pin) = “1” or “0”.
ISBR
1
R/W
0
Initiate short (arbitrated) bus reset.
Setting to 1 acquires the bus and begins short bus reset.
Short bus reset signal output : 1.3
μ
sec
Returns to 0 at the beginning of the bus reset.
Loop
1
R/W
0
Loop detection output.
1: Detection
Writing 1 to this bit clears it to 0.
Writing 0 has no effect.
Pwr_fail
1
R/W
1
Power cable disconnect detect.
It becomes 1 when there is a change from 1 to 0 in the CPS bit.
Writing 1 to this bit clears it to 0.
Writing 0 has no effect.
相關(guān)PDF資料
PDF描述
UPD72852GB-8EU MOS INTEGRATED CIRCUIT
UPD72870F1 IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72870FA2 IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871F1 IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871FA2 IEEE1394 1-CHIP OHCI HOST CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD74HC04C 制造商:Panasonic Industrial Company 功能描述:IC
UPD750068GT-396 制造商:Renesas Electronics Corporation 功能描述:
UPD7507C189 制造商:Panasonic Industrial Company 功能描述:IC
UPD7508CU265 制造商:Panasonic Industrial Company 功能描述:IC
UPD75208 制造商:Panasonic Industrial Company 功能描述:IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*