
Data Sheet S14920EJ3V0DS
7
μ
PD72852
1. PIN FUNCTIONS
1.1 Cable Interface Pins
Name
Pin No.
I/O
Function
TpA0p
39
I/O
Port 0 twisted pair cable A positive phase I/O
TpA0n
38
I/O
Port 0 twisted pair cable A negative phase I/O
TpB0p
37
I/O
Port 0 twisted pair cable B positive phase I/O
TpB0n
36
I/O
Port 0 twisted pair cable B negative phase I/O
TpA1p
46
I/O
Port 1 twisted pair cable A positive phase I/O
TpA1n
45
I/O
Port 1 twisted pair cable A negative phase I/O
TpB1p
44
I/O
Port 1 twisted pair cable B positive phase I/O
TpB1n
43
I/O
Port 1 twisted pair cable B negative phase I/O
SUS/RES
19
I
Suspend/Resume function select
1: Suspend/Resume on (IEEE1394a-2000 compliant)
0: Suspend/Resume off (P1394a draft 1.3 compliant)
CPS
32
I
Cable power status
Connect to the cable through a 390 k
resistor and to GND through a 100 k
resistor.
0: Cable power fail
1: Cable power on
1.2 Link Interface Pins
Name
Pin No.
I/O
Function
D0
8
I/O
Data input/output (bit 0)
D1
9
I/O
Data input/output (bit 1)
D2
11
I/O
Data input/output (bit 2)
D3
12
I/O
Data input/output (bit 3)
D4
14
I/O
Data input/output (bit 4)
D5
15
I/O
Data input/output (bit 5)
D6
17
I/O
Data input/output (bit 6)
D7
18
I/O
Data input/output (bit 7)
CTL0
5
I/O
Link interface control (bit 0)
CTL1
6
I/O
Link interface control (bit 1)
LREQ
63
I
Link request input
SCLK
2
O
Link control output clock
LPS 1: 49.152 MHz output
LPS 0: Clamp to 0 (The clock signal will be output within 25
μ
sec after change to “0”)
LPS
59
I
Link power status input
0: Link power off
1: Link power on (PHY/Link direct connection)
LKON
58
O
Link-on signal output
Link-on signal is 6.144 MHz clock output.
Please refer to
4.2 Link-on Indication
.
DIRECT
50
I
PHY/Link isolation barrier control input
0: Isolation barrier
1: PHY/Link direct connection