- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384045 > UPD72870F1 (NEC Corp.) IEEE1394 1-CHIP OHCI HOST CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | UPD72870F1 |
| 廠商： | NEC Corp. |
| 英文描述： | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| 中文描述： | IEEE1394連接1 - OHCI主機控制器芯片 |
| 文件頁數(shù)： | 13/48頁 |
| 文件大?。?/td> | 311K |
| 代理商： | UPD72870F1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Preliminary Data Sheet S13925EJ2V0DS00
13
μ
PD72870,72871
1. PIN FUNCTIONS
1.1 PCI/Cardbus Interface Signals: (52 pins)
(1/2)
Pin No.
Name
I/O
LQFP
FPBGA
I
OL
Volts(V)
Function
PAR
I/O
45
R4
PCI/Cardbus
5/3.3
Parity
is even parity across AD0-AD31 and CBE0-CBE3. It is
an input when AD0-AD31 is an input; it is an output when AD0-
AD31 is an output.
AD0-AD31
I/O
11-14,
16-19,
24-27,
29,30,32,
33,49,50,
52,53,
55-58,
61-64,
66-69
E1,E2,
F1,F2,
G1,G2,
H1,H2,
K1,K2,
L1,L2,
M1,M2,
N1,N2,
R5-R12,
T5-T12
PCI/Cardbus
5/3.3
PCI Multiplexed Address and Data
CBE0-CBE3
I
22,35,47,
60
J2,P2,P9,
T4
-
5/3.3
Command/Byte Enables
are multiplexed Bus Commands &
Byte enables.
FRAME
I/O
36
P1
PCI/Cardbus
5/3.3
Cycle Frame
is asserted by the initiator to indicate the cycle
beginning and is kept asserted during the burst cycle.
If Cardbus mode (CARD_ON = 1), this pin is should be pulled
up to V
DD
.
TRDY
I/O
38
R1
PCI/Cardbus
5/3.3
Target Ready
indicates that the current data phase of the
transaction is ready to be completed.
IRDY
I/O
37
R2
PCI/Cardbus
5/3.3
Initiator Ready
indicates that the current bus master is ready
to complete the current data phase. During a write, its assertion
indicates that the initiator is driving valid data onto the data bus.
During a read, its assertion indicates that the initiator is ready
to accept data from the currently-addressed target.
REQ
O
8
D1
PCI/Cardbus
5/3.3
Bus_master Request
indicates to the bus arbiter that this
device wants to become a bus master.
GNT
I
7
D2
-
5/3.3
Bus_master Grant
indicates to this device that access to the
bus has been granted.
IDSEL
I
23
J1
-
5/3.3
ID Select
when actively driven, indicates that the IUHC is chip-
selected for configuration read/write transaction during the
phase of device initialization.
If Cardbus mode (CARD_ON = 1), this pin is should be pulled
up to V
DD
.
DEVSEL
I/O
39
T1
PCI/Cardbus
5/3.3
Device Select
when actively driven, indicates that the driving
device has decoded its address as the target of the current
access.
STOP
I/O
42
T2
PCI/Cardbus
5/3.3
PCI Stop
when actively driven, indicates that the target is
requesting the current bus master to stop the transaction.
#
#
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72870FA2 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871F1 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871FA2 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72873 | MOS INTEGRATED CIRCUIT |
| UPD72873GC-YEB | MOS INTEGRATED CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。