![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F4225YGC-8BT-A_datasheet_99861/UPD78F4225YGC-8BT-A_27.png)
25
User’s Manual U12697EJ4V1UD
22-7
Format of Program Status Word (PSWL) .........................................................................................
379
22-8
Context Switching Operation by Execution of BRKCS Instruction ....................................................
377
22-9
Return from BRKCS Instruction Software Interrupt (RETCSB Instruction Operation) ......................
378
22-10
Non-Maskable Interrupt Request Acknowledgment Operations .......................................................
380
22-11
Interrupt Acknowledgment Processing Algorithm .............................................................................
384
22-12
Context Switching Operation by Generation of an Interrupt Request ...............................................
385
22-13
Return from Interrupt That Uses Context Switching by Means of RETCS Instruction ......................
386
22-14
Examples of Servicing When Another Interrupt Request Is Generated During Interrupt
Servicing ...........................................................................................................................................
388
22-15
Examples of Servicing of Simultaneously Generated Interrupt Requests ........................................
391
22-16
Differences in Level 3 Interrupt Acknowledgment According to IMC Register Setting ......................
392
22-17
Differences Between Vectored Interrupt and Macro Service Processing .........................................
393
22-18
Macro Service Processing Sequence ...............................................................................................
396
22-19
Operation at End of Macro Service When VCIE = 0 .........................................................................
398
22-20
Operation at End of Macro Service When VCIE = 1 .........................................................................
399
22-21
Format of Macro Service Control Word ............................................................................................
401
22-22
Format of Macro Service Mode Register ..........................................................................................
402
22-23
Macro Service Data Transfer Processing Flow (Type A) ..................................................................
405
22-24
Type A Macro Service Channel .........................................................................................................
407
22-25
Asynchronous Serial Reception ........................................................................................................
408
22-26
Macro Service Data Transfer Processing Flow (Type B) ..................................................................
410
22-27
Type B Macro Service Channel ........................................................................................................
411
22-28
Parallel Data Input Synchronized with External Interrupts ................................................................
412
22-29
Parallel Data Input Timing .................................................................................................................
413
22-30
Macro Service Data Transfer Processing Flow (Type C) ..................................................................
415
22-31
Type C Macro Service Channel ........................................................................................................
418
22-32
Stepper Motor Open Loop Control by Real-Time Output Port ..........................................................
420
22-33
Data Transfer Control Timing ............................................................................................................
421
22-34
Single-Phase Excitation of 4-Phase Stepper Motor ..........................................................................
423
22-35
1-2-Phase Excitation of 4-Phase Stepper Motor ..............................................................................
423
22-36
Automatic Addition Control + Ring Control Block Diagram 1 (When Output Timing Varies
with 1-2-Phase Excitation) ................................................................................................................
424
22-37
Automatic Addition Control + Ring Control Timing Diagram 1 (When Output Timing Varies
with 1-2-Phase Excitation) ................................................................................................................
425
22-38
Automatic Addition Control + Ring Control Block Diagram 2 (1-2-Phase Excitation
Constant-Velocity Operation) ............................................................................................................
426
22-39
Automatic Addition Control + Ring Control Timing Diagram 2 (1-2-Phase Excitation
Constant-Velocity Operation) ............................................................................................................
427
22-40
Macro Service Data Transfer Processing Flow (Counter Mode) .......................................................
428
22-41
Counter Mode ...................................................................................................................................
429
22-42
Counting Number of Edges ..............................................................................................................
429
22-43
Interrupt Request Generation and Acknowledgment (Unit: Clock = 1/fCLK) .......................................
431
LIST OF FIGURES (6/8)
Figure No.
Title
Page