- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359326 > V54C3256164VBUC (Mosel Vitelic, Corp.) LOW POWER 256Mbit SDRAM 3.3 VOLT, 54-BALL SOC BGA 54-PIN TSOPII 16M X 16 PDF資料下載
參數(shù)資料
| 型號： | V54C3256164VBUC |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | LOW POWER 256Mbit SDRAM 3.3 VOLT, 54-BALL SOC BGA 54-PIN TSOPII 16M X 16 |
| 中文描述： | 低功耗的256Mbit SDRAM的3.3伏，54球的BGA SOC的54引腳TSOPII 16米x 16 |
| 文件頁數(shù)： | 13/45頁 |
| 文件大?。?/td> | 651K |
| 代理商： | V54C3256164VBUC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
13
V54C3256164VBUC/T Rev. 1.1 February 2003
MOSEL VITELIC
V54C3256164VBUC/T
Notes for AC Parameters:
1.
For proper power-up see the operation section of this data sheet.
2.
AC timing tests have V
IL
= 0.8V and V
IH
= 2.0V with the timing referenced to the 1.4 V crossover point. The transition
time is measured between V
IH
and V
IL
. All AC measurements assume t
T
= 1ns with the AC output load circuit shown
in Figure 1.
4.
If clock rising time is longer than 1 ns, a time (t
T
/2 – 0.5) ns has to be added to this parameter.
5.
If t
T
is longer than 1 ns, a time (t
T
– 1) ns has to be added to this parameter.
6.
These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as
follows:
the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command
is registered.
7.
Referenced to the time which the output achieves the open circuit condition, not to output voltage levels
Read Cycle
21
t
OH
Data Out Hold Time
3
–
3
–
3
–
3
–
ns
2
22
t
LZ
Data Out to Low Impedance Time
1
–
1
–
1
–
0
–
ns
23
t
HZ
Data Out to High Impedance Time
3
6
3
7
3
7
3
8
ns
7
24
t
DQZ
DQM Data Out Disable Latency
–
2
–
2
–
2
–
2
CLK
Write Cycle
25
t
WR
Write Recovery Time
2
–
2
–
2
–
2
–
CLK
26
t
DQW
DQM Write Mask Latency
0
–
0
–
0
–
0
–
CLK
#
Symbol
Parameter
Limit Values
Unit
Note
-6
-7PC
-7
-8PC
Min. Max. Min. Max. Min. Max. Min. Max.
1.4V
1.4V
tCS
tCH
tAC
tAC
tLZ
tOH
tHZ
CLK
COMMAND
OUTPUT
50 pF
I/O
Z=50 Ohm
+ 1.4 V
50 Ohm
VIH
VIL
t
T
Figure 1.
tCK
AC Characteristics
(Cont’d)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V54C3256164VBUT | LOW POWER 256Mbit SDRAM 3.3 VOLT, 54-BALL SOC BGA 54-PIN TSOPII 16M X 16 |
| V54C3256404VB | 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 |
| V54C3256404VS | 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 |
| V54C3256404VT | 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 |
| V54C3256804VB | 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V54C3256164VBUT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:LOW POWER 256Mbit SDRAM 3.3 VOLT, 54-BALL SOC BGA 54-PIN TSOPII 16M X 16 |
| V54C3256164VS | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 |
| V54C3256164VT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 |
| V54C3256404VAB | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 |
| V54C3256404VAT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。