- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361773 > W238-02 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號(hào)： | W238-02 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時(shí)鐘和緩沖器 |
| 文件頁(yè)數(shù)： | 4/18頁(yè) |
| 文件大?。?/td> | 182K |
| 代理商： | W238-02 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
W238-02
Document #: 38-07103 Rev. *A
Page 4 of 18
How to use PD# input to support VTT_PWRGD
The PD# input can be used to support the VTT_PWRGD sig-
nal specified in the Intel VRM 8.5 specification. The
VTT_PWRGD is used to indicated that the frequency select
output pins (BSEL[0:1]) from the CPU are valid and the clock
generator can use them to determine the CPU FSB frequency.
The assertion of PD# input pin during initial power-up will delay
the start of the PLL, keep all the multiplexed I/O pins as input
and keep all the output inactive. The functionality of PD# will
allow the system designer to use this input to support the
VTT_PWRGD output from the VRM 8.5 module. Please refer
to the
Figure 2
for power-up sequence details.
3.3V & 2.5V
PD# (connected to
VTT_PWRGD)
Outputs
Input Latch
(pin 4 & pin21)
1 ms
PLL & Output
Synchronization
Figure 2. Power-up sequence with PD# (VTT_PWRGD) hold LOW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W238 | Clocks and Buffers |
| W23C4096-12 | x8 ROM (Mask Programmable) |
| W23C4096-15 | x8 ROM (Mask Programmable) |
| W23C4096-20 | x8 ROM (Mask Programmable) |
| W23C8192-12 | x8 ROM (Mask Programmable) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W238E32A | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:Replaced by W238-E1-7 |
| W23C4096-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 ROM (Mask Programmable) |
| W23C4096-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 ROM (Mask Programmable) |
| W23C4096-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 ROM (Mask Programmable) |
| W23C8192-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 ROM (Mask Programmable) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。