- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371190 > X1228V14Z-4.5A (INTERSIL CORP) 16 Characters x 1 Lines, 5x7 Dot Matrix Character and Cursor PDF資料下載
參數(shù)資料
| 型號(hào)： | X1228V14Z-4.5A |
| 廠商： | INTERSIL CORP |
| 元件分類： | XO, clock |
| 英文描述： | 16 Characters x 1 Lines, 5x7 Dot Matrix Character and Cursor |
| 中文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO14 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MO-153AC, TSSOP-14 |
| 文件頁數(shù)： | 13/31頁 |
| 文件大?。?/td> | 569K |
| 代理商： | X1228V14Z-4.5A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
X1228
REV 1.3 3/24/04
Characteristics subject to change without notice.
13 of 31
www.xicor.com
STATUS REGISTER (SR)
The Status Register is located in the CCR memory
map area at address 003Fh. This is a volatile register
only and is used to control the WEL and RWEL write
enable latches, read two power status and two alarm
bits. This register is separate from both the array and
the Clock/Control Registers (CCR).
Table 2. Status Register (SR)
BAT: Battery Supply—Volatile
This bit set to “1” indicates that the device is operating
from V
BACK
, not V
CC
. It is a read-only bit and is set/
reset by hardware (X1228 internally). Once the device
begins operating from V
CC
, the device sets this bit to
“0”.
AL1, AL0: Alarm bits—Volatile
These bits announce if either alarm 0 or alarm 1 match
the real time clock. If there is a match, the respective
bit is set to ‘1’. The falling edge of the last data bit in a
SR Read operation resets the flags. Note: Only the AL
bits that are set when an SR read starts will be reset.
An alarm bit that is set by an alarm occurring during an
SR read operation will remain set after the read opera-
tion is complete.
RWEL: Register Write Enable Latch—Volatile
This bit is a volatile latch that powers up in the LOW
(disabled) state. The RWEL bit must be set to “1” prior
to any writes to the Clock/Control Registers. Writes to
RWEL bit do not cause a nonvolatile write cycle, so the
device is ready for the next operation immediately after
the stop condition. A write to the CCR requires both
the RWEL and WEL bits to be set in a specific
sequence.
WEL: Write Enable Latch—Volatile
The WEL bit controls the access to the CCR and mem-
ory array during a write operation. This bit is a volatile
latch that powers up in the LOW (disabled) state. While
the WEL bit is LOW, writes to the CCR or any array
address will be ignored (no acknowledge will be issued
after the Data Byte). The WEL bit is set by writing a “1”
to the WEL bit and zeroes to the other bits of the Sta-
tus Register. Once set, WEL remains set until either
reset to 0 (by writing a “0” to the WEL bit and zeroes to
the other bits of the Status Register) or until the part
powers up again. Writes to WEL bit do not cause a
nonvolatile write cycle, so the device is ready for the
next operation immediately after the stop condition.
RTCF: Real Time Clock Fail Bit—Volatile
This bit is set to a ‘1’ after a total power failure. This is a
read only bit that is set by hardware (X1228 internally)
when the device powers up after having lost all power
to the device. The bit is set regardless of whether V
CC
or V
BACK
is applied first. The loss of only one of the
supplies does not result in setting the RTCF bit. The
first valid write to the RTC after a complete power fail-
ure (writing one byte is sufficient) resets the RTCF bit
to ‘0’.
Unused Bits:
This device does not use bits 3 or 4 in the SR, but must
have a zero in these bit positions. The Data Byte out-
put during a SR read will contain zeros in these bit
locations.
CONTROL REGISTERS
The Control Bits and Registers, described under this
section, are nonvolatile.
Block Protect Bits—BP2, BP1, BP0
The Block Protect Bits, BP2, BP1 and BP0, determine
which blocks of the array are write protected. A write to a
protected block of memory is ignored. The block protect
bits will prevent write operations to one of eight segments
of the array. The partitions are described in Table 3 .
Table 3. Block Protect Bits
Watchdog Timer Control Bits—WD1, WD0
The bits WD1 and WD0 control the period of the
Watchdog Timer. See Table 4 for options.
Addr
003Fh
Default
7
6
5
4
0
0
3
0
0
2
1
0
BAT
0
AL1
0
AL0
0
RWEL
0
WEL
0
RTCF
1
B
B
B
Protected Addresses
X1228
None
180h – 1FFh
100h – 1FFh
000h – 1FFh
000h – 03Fh
000h – 07Fh
000h – 0FFh
000h – 1FFh
Array Lock
None (Default)
Upper 1/4
Upper 1/2
Full Array
First Page
First 2 pgs
First 4 pgs
First 8 pgs
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X1228V14IZ-4.5A | 16 Characters x 1 Lines, 5x7 Dot Matrix Character and Cursor |
| X1228V14Z-2.7A | EXT. DISTANCE DATA CABLE 25 CO |
| X1228S14Z-2.7T1 | EXT DIST RS232 DATA CBL DB25 MALE - DB25 FEMALE |
| X1228V14I-2.7A | RTC Module With CPU Supervisor |
| X1228V14I-4.5A | DIODE 05 TVS SO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1228ZY WAF | 制造商:Intersil Corporation 功能描述: |
| X122K | 制造商:IQD Frequency Products 功能描述:CRYSTAL OSCILLATOR 12.288000MHZ |
| X122-SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| X123-133.33M | 制造商:CONNOR-WINFIELD 制造商全稱:Connor-Winfield Corporation 功能描述:5.0x7.0mm Surface Mount LVCMOS Clock Oscillator Series |
| X123241-RDS | 制造商:Honeywell Sensing and Control 功能描述:ATOM & PROX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。