參數(shù)資料
型號(hào): XC2S600E-6FGG456C
廠商: Xilinx Inc
文件頁(yè)數(shù): 77/108頁(yè)
文件大?。?/td> 0K
描述: IC SPARTAN-IIE FPGA 600K 456FBGA
產(chǎn)品變化通告: FPGA Family Discontinuation 18/Apr/2011
標(biāo)準(zhǔn)包裝: 60
系列: Spartan®-IIE
LAB/CLB數(shù): 3456
邏輯元件/單元數(shù): 15552
RAM 位總計(jì): 294912
輸入/輸出數(shù): 329
門數(shù): 600000
電源電壓: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 456-BBGA
供應(yīng)商設(shè)備封裝: 456-FBGA
其它名稱: 122-1332
70
DS077-4 (v3.0) August 9, 2013
Product Specification
Spartan-IIE FPGA Family: Pinout Tables
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
I/O, L20P
2
D14
XC2S100E,
200E, 300E
XC2S200E,
300E, 400E
I/O (DIN, D0),
L19N_YY
2
B16
All
-
I/O (DOUT,
BUSY),
L19P_YY
2
C15
All
-
CCLK
2
A15
-
TDO
2
B14
-
TDI
-
C13
-
I/O (CS),
L18P_YY
1
A14
All
-
I/O (WRITE),
L18N_YY
1
A13
All
-
I/O, L17P
1
B13
XC2S50E,
100E, 200E,
300E, 400E
XC2S200E,
300E, 400E
I/O, L17N
1
C12
XC2S50E,
100E, 200E,
300E, 400E
-
I/O, L16P_YY
1
B12
All
-
I/O, L16N_YY
1
A12
All
-
I/O, VREF
Bank 1,
L15P_YY
1
D12
All
I/O, L15N_YY
1
E11
All
-
I/O, L14P
1
D11
XC2S50E,
100E, 150E,
300E
-
I/O, L14N
1
C11
XC2S50E,
100E, 150E,
300E
-
I/O, L13P
1
B11
XC2S50E,
100E, 200E,
300E, 400E
XC2S100E,
150E, 200E,
300E, 400E
I/O, L13N
1
A11
XC2S50E,
100E, 200E,
300E, 400E
-
FT256 Pinouts (XC2S50E, XC2S100E,
XC2S150E, XC2S200E, XC2S300E, XC2S400E)
(Continued)
Pad Name
Pin
LVDS
Async.
Output
Option
VREF
Option
Function
Bank
I/O, L12P
1
E10
XC2S50E,
100E, 200E,
300E, 400E
-
I/O, L12N
1
D10
XC2S50E,
100E, 200E,
300E, 400E
-
I/O
1
C10
-
I/O, L11P
1
B10
XC2S50E,
200E, 300E,
400E
-
I/O, L11N
1
A10
XC2S50E,
200E, 300E,
400E
-
I/O, VREF
Bank 1, L10P
1
D9
XC2S50E,
200E, 300E,
400E
All
I/O, L10N
1
C9
XC2S50E,
200E, 300E,
400E
-
I/O, L9P
1
B9
XC2S50E,
150E, 200E,
400E
-
I/O, L9N
1
A9
XC2S50E,
150E, 200E,
400E
XC2S400E
I/O (DLL), L8P
1
A8
-
GCK2, I
1
B8
-
GCK3, I
0
C8
-
I/O (DLL), L8N
0
D8
-
I/O
0
A7
-
XC2S400E
I/O, L7P
0
E7
XC2S50E,
200E, 300E,
400E
-
I/O, VREF
Bank 0, L7N
0
D7
XC2S50E,
200E, 300E,
400E
All
FT256 Pinouts (XC2S50E, XC2S100E,
XC2S150E, XC2S200E, XC2S300E, XC2S400E)
(Continued)
Pad Name
Pin
LVDS
Async.
Output
Option
VREF
Option
Function
Bank
相關(guān)PDF資料
PDF描述
25LC128T-E/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
XCV100E-7BG352I IC FPGA 1.8V I-TEMP 352-MBGA
25LC128XT-E/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
3342-4 JACK SCREW KIT, .35" LENGTH
3342-1 JACK SCREW KIT, .22" LENGTH
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S600E-6FGG456I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA
XC2S600E-6FGG676C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA
XC2S600E-6FGG676C4022 制造商:Xilinx 功能描述:
XC2S600E-6FGG676I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA
XC2S600E-6FT256C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA