參數(shù)資料
型號： XC6SLX75T-3FG484I
廠商： Xilinx Inc
文件頁數(shù)： 54/89頁
文件大小： 0K
描述： IC FPGA SPARTAN 6 484FGGBGA
標(biāo)準(zhǔn)包裝： 60
系列： Spartan® 6 LXT
LAB/CLB數(shù)： 5831
邏輯元件/單元數(shù)： 74637
RAM 位總計： 3170304
輸入/輸出數(shù)： 268
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 484-BBGA
供應(yīng)商設(shè)備封裝： 484-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
58
DCM Switching Characteristics
Table 53: Operating Frequency Ranges and Conditions for the Delay-Locked Loop (DLL)(1)
Symbol
Description
Speed Grade
Units
-3
-3N
-2
-1L
MinMax
Min
Max
MinMax
Input Frequency Ranges
CLKIN_FREQ_DLL
Frequency of the CLKIN clock
input when the CLKDV output is
not used.
280(3)
280(3)
250(3)
175(3)
MHz
Frequency of the CLKIN clock
input when using the CLKDV
output.
280(3)
280(3)
250(3)
133(3)
MHz
Input Pulse Requirements
CLKIN_PULSE
CLKIN pulse width as a
percentage of the CLKIN period
for
CLKIN_FREQ_DLL < 150 MHz
40
60
40
60
40
60
40
60
%
CLKIN pulse width as a
percentage of the CLKIN period
for
CLKIN_FREQ_DLL > 150 MHz
45
55
45
55
45
55
45
55
%
Input Clock Jitter Tolerance and Delay Path Variation(4)
CLKIN_CYC_JITT_DLL_LF
Cycle-to-cycle jitter at the CLKIN
input for
CLKIN_FREQ_DLL < 150 MHz
–
±300
–
±300
–
±300
–
±300
ps
CLKIN_CYC_JITT_DLL_HF
Cycle-to-cycle jitter at the CLKIN
input for
CLKIN_FREQ_DLL > 150 MHz.
–
±150
–
±150
–
±150
–
±150
ps
CLKIN_PER_JITT_DLL
Period jitter at the CLKIN input.
–
±1
–
±1
–
±1
–
±1
ns
CLKFB_DELAY_VAR_EXT
Allowable variation of the off-chip
feedback delay from the DCM
output to the CLKFB input.
–±1–
±1
–
±1
–
±1
ns
Notes:
1.
DLL specifications apply when using any of the DLL outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV.
2.
When operating independently of the DLL, the DFS supports lower CLKIN_FREQ_DLL frequencies. See Table 55.
3.
The CLKIN_DIVIDE_BY_2 attribute increases the effective input frequency range. When set to TRUE, the input clock frequency is divided by two as
it enters the DCM. Input clock frequencies for the clock buffer being used can be increased up to the FMAX (see Table 48 and Table 49 for BUFG and
BUFIO2 limits). When used with CLK_FEEDBACK=2X, the input clock frequency matches the frequency for CLK2X, and is limited to
CLKOUT_FREQ_2X.
4.
CLKIN_FREQ_DLL input jitter beyond these limits can cause the DCM to lose LOCK, indicated by the LOCKED output deasserting. The user must
then reset the DCM.
5.
When using both DCMs in a CMT, both DCMs must be LOCKED.
相關(guān)PDF資料
PDF描述
XC6SLX75T-3FGG484I IC FPGA SPARTAN 6 74K 484FGGBGA
XC2V250-5FGG456C IC FPGA VIRTEX-II 250K 456-FBGA
1-200866-4 JACKSCREW BODY M SERIES
XC6SLX75T-3CSG484I IC FPGA SPARTAN 6 74K 484CSGBGA
5206514-7 CONN SLIDING LOCK POST KIT 10PC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6SLX75T-3FG676C 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 75K 676BGA 制造商:Xilinx 功能描述:IC FPGA 348 I/O 676FCBGA
XC6SLX75T-3FG676I 功能描述:IC FPGA SPARTAN 6 676FGGBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-3FGG484C 功能描述:IC FPGA SPARTAN 6 74K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-3FGG484I 功能描述:IC FPGA SPARTAN 6 74K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX75T-3FGG676C 功能描述:IC FPGA SPARTAN 6 74K 676FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*