參數(shù)資料
型號(hào)： XR16V798IQ-0B-EVB
廠商： Exar Corporation
文件頁(yè)數(shù)： 3/56頁(yè)
文件大小： 0K
描述： EVAL BOARD FOR XR16V798-B 100QFP
設(shè)計(jì)資源： XR17V798/794 Eval Board Schematic
標(biāo)準(zhǔn)包裝： 1
系列： *
XR16V798
11
REV. 1.0.1
HIGH PERFORMANCE 2.25V TO 3.6V OCTAL UART WITH FRACTIONAL BAUD RATE
2.7.1
Transmit Holding Register (THR) - Write Only
The transmit holding register is an 8-bit register providing a data interface to the host processor. The host
writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits,
parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input
register to the transmit FIFO of 64 bytes when FIFO operation is enabled by FCR bit-0. Every time a write
operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data
location.
2.7.2
Transmitter Operation in non-FIFO Mode
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
2.7.3
Transmitter Operation in FIFO Mode
The host may fill the transmit FIFO with up to 64 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by
IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.
FIGURE 5. TRANSMITTER OPERATION IN NON-FIFO MODE
FIGURE 6. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE
Transmit
Holding
Register
(THR)
Transmit Shift Register (TSR)
Data
Byte
L
S
B
M
S
B
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
TXNOFIFO1
16X or 8X Clock
Transm it Data Shift Register
(TSR)
Transm it
Data Byte
THR Interrupt (ISR bit-1) falls
below the program m ed Trigger
Level and then when becom es
em pty. FIFO is Enabled by FCR
bit-0=1
Transm it
FIFO
16X or 8X Clock
Auto CTS Flow Control (CTS# pin)
Auto Software Flow Control
Flow Control Characters
(Xoff1/2 and Xon1/2 Reg.
TXF IF O 1
相關(guān)PDF資料
PDF描述
XR16V798IQ-0A-EVB EVAL BOARD FOR XR16V798-A 100QFP
XR16V698IQ-0B-EVB EVAL BOARD FOR XR16V698-B 100QFP
XR16V698IQ-0A-EVB EVAL BOARD FOR XR16V698-A 100QFP
KIT33972AEWEVBE KIT EVALUATION FOR MC33972
EBM31DCMS CONN EDGECARD 62POS .156 WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR16V798IQ-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16V798IQTR-F 制造商:Exar Corporation 功能描述:UART 8-CH 64Byte FIFO 2.5V/3.3V 100-Pin PQFP T/R
XR-1790 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Audio Schematic
XR17C152 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:5V PCI BUS DUAL UART
XR17C152CM 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:5V PCI BUS DUAL UART
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*