- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16606 > XR20M1280L32-0A-EB (Exar Corporation)EVAL BOARD FOR XR20M1280L32 PDF資料下載
參數(shù)資料
| 型號： | XR20M1280L32-0A-EB |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 15/63頁 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR20M1280L32 |
| 產(chǎn)品培訓(xùn)模塊： | XR21V141x Full-Speed USB UART Family UARTs with Integrated Level Shifters |
| 標準包裝： | 1 |
| 主要目的： | 接口，UART |
| 已用 IC / 零件： | XR20M1280L32 |
| 已供物品： | 板 |
| 其它名稱： | 1016-1630 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
XR20M1280
22
I2C/SPI UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
REV. 1.0.0
1.14
Auto Xon/Xoff (Software) Flow Control
When software flow control is enabled (See Table 20), the M1280 compares one or two sequential receive
data characters with the programmed Xon or Xoff-1,2 character value(s). If receive character(s) (RX) match the
programmed values, the M1280 will halt transmission (TX) as soon as the current character has completed
transmission. When a match occurs, the Xoff (if enabled via IER bit-5) flag will be set and the interrupt output
pin will be activated. Following a suspension due to a match of the Xoff character, the M1280 will monitor the
receive data stream for a match to the Xon-1,2 character. If a match is found, the M1280 will resume operation
and clear the flags (ISR bit-4).
Reset initially sets the contents of the Xon/Xoff 8-bit flow control registers to a logic 0. Following reset the user
can write any Xon/Xoff value desired for software flow control. Different conditions can be set to detect Xon/
Xoff characters (See Table 20) and suspend/resume transmissions. When double 8-bit Xon/Xoff characters
are selected, the M1280 compares two consecutive receive characters with two software flow control 8-bit
values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions accordingly. Under the above described flow
control mechanisms, flow control characters are not placed in the RX FIFO.
In the event that the receive buffer is overfilling and flow control needs to be executed, the M1280
automatically sends an Xoff message (when enabled) via the serial TX output to the remote modem. The
M1280 sends the Xoff-1,2 characters two-character-times (= time taken to send two characters at the
programmed baud rate) after the receive FIFO crosses the programmed trigger level. To clear this condition,
the M1280 will transmit the programmed Xon-1,2 characters as soon as receive FIFO is less than one trigger
level below the programmed trigger level. Table 8 below explains this when Trigger Table-C is selected.
TABLE 8: AUTO XON/XOFF (SOFTWARE) FLOW CONTROL
RX TRIGGER LEVEL
IRQ# PIN ACTIVATION
XOFF CHARACTER(S) SENT
(CHARACTERS IN RX FIFO)
XON CHARACTER(S) SENT
(CHARACTERS IN RX FIFO)
8
8*
0
16
16*
8
56
56*
16
60
60*
56
* After the trigger level is reached, an xoff character is sent after a short span of time (= time required to send 2 characters);
for example, after 2.083ms has elapsed for 9600 baud and 10-bit word length setting.
1.15
Special Character Detect
A special character detect feature is provided to detect an 8-bit character when bit-5 is set in the Enhanced
Feature Register (EFR). When this character (Xoff2) is detected, it will be placed in the FIFO along with normal
incoming RX data.
The M1280 compares each incoming receive character with Xoff-2 data. If a match exists, the received data
will be transferred to the RX FIFO and ISR bit-4 will be set to indicate detection of special character. Although
the Internal Register Table shows Xon, Xoff Registers with eight bits of character information, the actual
number of bits is dependent on the programmed word length. Line Control Register (LCR) bits 0-1 defines the
number of character bits, i.e., either 5 bits, 6 bits, 7 bits, or 8 bits. The word length selected by LCR bits 0-1
also determines the number of bits that will be used for the special character comparison. Bit-0 in the Xon, Xoff
Registers corresponds with the LSB bit for the receive character.
1.16
Auto RS485 Half-Duplex Control Operation
The auto RS485 half-duplex direction control feature can be enabled by FCTR bit [3]. The RTS# pin becomes
the half-duplex control output when this feature has been enabled. The RTS# pin is typically connected to both
the Driver Enable (DE) and Receiver Enable (RE) of an RS-485 transceiver. When the Transmitter is idle, the
RTS# pin is de-asserted so that the RS-485 driver is disabled and the RS-485 receiver is enabled. When data
is loaded into the TX FIFO, the RTS# pin is asserted to enable the RS-485 driver and disable the RS-485
receiver. This changes the transmitter empty interrupt to TSR empty instead of THR empty.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEC05DRAI-S734 | CONN EDGECARD 10POS .100 R/A PCB |
| B82477R4362M100 | INDUCTOR POWER 3.6UH 8.05A SMD |
| GCC06DREH-S93 | CONN EDGECARD 12POS .100 EYELET |
| V150C12E150BL | CONVERTER MOD DC/DC 12V 150W |
| V150C12E150BG3 | CONVERTER MOD DC/DC 12V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR20M1280L32-0B-EB | 功能描述:UART 接口集成電路 EVAL F/M1280 QFN32 SPI INTERFACE RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR20M1280L40-0A-EB | 功能描述:UART 接口集成電路 EVAL F/M1280 QFN40 I2C INTERFACE RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR20M1280L40-0B-EB | 功能描述:UART 接口集成電路 EVAL F/M1280 QFN40 SPI INTERFACE RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR20V2170 | 制造商:EXAR 制造商全稱:EXAR 功能描述:I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER |
| XR20V2170IL40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。