- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3766 > XR88C681CP/40-F (Exar Corporation)IC UART CMOS DUAL 40PDIP PDF資料下載
參數(shù)資料
| 型號： | XR88C681CP/40-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 15/101頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART CMOS DUAL 40PDIP |
| 標(biāo)準(zhǔn)包裝： | 9 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-PDIP |
| 包裝： | 管件 |
| 其它名稱： | 1016-1328-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
20
Rev. 2.11
2. Write a logic “1” to IMR[7].
ISR[6] Delta Break Indicator - Channel B
When this bit is set, it indicates that the Channel B
receiver has detected the beginning or end of a received
break (RB). This bit is cleared (or reset) when the CPU
invokes a channel B “RESET BREAK CHANGE
INTERRUPT” command (see
Table 3).
For more
information into the DUART’s response to a BREAK
condition, please see
Section G.2.
ISR[5] RXRDY/FFULL B - Channel B Receiver Ready
or FIFO Full
The function of this bit is selected by programming
MR1B[6].
If programmed as the Receiver Ready
indicator (RXRDYB), it indicates that at least one
character of data is in RHRB and is ready to be read by the
CPU. This bit is set when a character is transferred from
the receiver shift register to RHRB and is cleared when
the CPU reads the RHRB.
If there are still more
characters in RHRB after the read operation, the bit will be
set again after RHRB is “popped”.
If this bit is programmed as FIFO full indicator (FFULLB),
it is set when a character is transferred from the RSR to
RHRB and the transfer causes RHRB to become full. This
bit is cleared when the CPU reads RHRB; and thereby
“popping” the FIFO, making room for the next character. If
a character is waiting in the RSR because RHRB is full,
this bit will be set again after the read operation, when that
character is loaded into RHRB.
Note:
If this bit is configured to reflect the FFULLB indicator, this
bit will not be set (nor will produce an interrupt request) if
one or two characters are still remaining in RHRB, following
data reception. Hence, it is possible that the last two char-
acters in a string of data (being received) could be lost due
to this phenomenon.
ISR[4] TXRDYB - Channel B Transmitter Ready
This bit is a duplicate of TXRDY B, SRB[2].
This bit, when set, indicates that THRB is empty and is
ready to accept a character from the CPU. The bit is
cleared when the CPU writes a new character to THRB;
and is set again, when that character is transferred to the
TSR. TXRDYB is set when the transmitter is initially
enabled and is cleared when the transmitter is disabled.
Characters loaded into THRB while the transmitter is
disabled will not be transmitted.
ISR[3] Counter Ready
In the TIMER mode, the C/T (Counter/Timer) will set
ISR[3] once each cycle of the resultant square wave
(available at the OP3 pin). ISR[3] will be cleared by
invoking the “STOP COUNTER” command. Bear in mind,
that in the TIMER mode, the “STOP COUNTER”
command will not stop the C/T.
In the COUNTER mode, this bit is set when the counter
reaches the terminal count (000016) and is cleared when
the counter is stopped by a “STOP COUNTER”
command. When the Counter/Timer is in the COUNTER
Mode, the “STOP COUNTER” command will stop the
Counter/Timer.
ISR[2]: Delta Break A - Channel A Change in Break
Assertion of this bit indicates that the channel A receiver
has detected the beginning of or the end of a received
break (RB). This bit is cleared when the CPU invokes a
channel A “RESET BREAK CHANGE INTERRUPT”
command. For more information into the DUART’s
response to a BREAK condition, please see
Section G.2.
ISR[1] RXRDYA/FFULL A - Channel A Receiver
Ready or FIFO Full
The function of this bit is selected by programming
MR1A[6].
If programmed as the Receiver Ready
indicator (RXRDYA), this bit indicates that there is at least
one character of data in RHRA, and is ready to be read by
the CPU. This bit is set when a character is transferred
from the RSR to RHRA and is cleared when the CPU
reads (or “pops”) RHRA. If there are still more characters
in RHRA, following the read operation, the bit will be set
again after RHRA is “popped”.
If this bit is programmed as the FIFO (RHR) full indicator
(FFULLA), it is set when a character is transferred from
the RSR to RHRA and the newly transferred character
causes RHRA to become full. This bit is cleared when the
CPU reads RHRA. If a character is waiting in the RSR
because RHRA is full, this bit will be set again, following
the read operation, when that character is loaded into
RHRA.
Note:
If this bit is configured to reflect the FFULLA indicator, this
bit will not be set (nor will produce an interrupt request) if
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89C51RB2-RLRIM | IC MCU FLASH 8051 16K 5V 44-VQFP |
| XR16V2550IM-F | IC UART FIFO 16B 48TQFP |
| MAX7311AWG+T | IC I/O EXPANDER I2C 16B 24SOIC |
| XR16L2750CM-F | IC UART FIFO 64B DUAL 48TQFP |
| XR20M1172IL32-F | IC UART FIFO I2C/SPI 64B 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681J | 制造商:Exar Corporation 功能描述: |
| XR88C681J-F | 功能描述:UART 接口集成電路 0.5V-2V UART temp -45 to 85C RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681JTR-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681MN-S0968 | 制造商:Exar Corporation 功能描述: |
| XR88C681N/40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。