- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3766 > XR88C681CP/40-F (Exar Corporation)IC UART CMOS DUAL 40PDIP PDF資料下載
參數(shù)資料
| 型號： | XR88C681CP/40-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 70/101頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART CMOS DUAL 40PDIP |
| 標(biāo)準(zhǔn)包裝： | 9 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-PDIP |
| 包裝： | 管件 |
| 其它名稱： | 1016-1328-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
70
Rev. 2.11
Receive Shift Register
RXDn
Incoming
Serial Data
Receive Holding
Register
RXCn
Receiver Clock (from Timing Block)
To Data Bus
To be read by the CPU
Figure 37. A Simplified Drawing of the Receiver Shift Register
and Receiver Holding Register
The receiver functions by sensing the voltage level at the
RXDn input. When the far-end transmitter is idle, its TXDn
output (and consequently, the RXDn input) is
continuously “marking”. During this period the Receiver is
inactive and is not receiving or processing any data.
However, when the far-end transmitter sends the START
bit, (with its TXDn output toggling “l(fā)ow”), a receiver clock,
which is 16 times the baud rate (with the 16x clock), will
start sampling this START bit. If the receiver determines
that its RXDn input is still “l(fā)ow” after its 7th sample, then
the receiver hardware considers this signal to be a valid
START bit. If the RXDn input is not “l(fā)ow” at the 7th
sample, the Receiver will ignore this downward pulse as
“noise”. From this 7th sample on, the Receiver will
sample each successive bit at one bit-period intervals
(1/baud rate) with the 1x clock. The purpose of this 16x
Clock is then two-fold.
1. To verify that the detected “l(fā)ow” level in the RXDn input
is indeed a START bit.
2. To establish the phase relationship between the 1x bit
sampling clock, and the incoming serial data stream.
The idea is to sample each data bit in the middle of its
bit period.
Please note that if a 16X clock is selected for the receiver,
this over-sampling procedure occurs with each and every
start bit.
The receiver will continue to sample (and receive) each
bit of the character that follows the START bit, at one-bit
time intervals. Upon reception of the character’s MSB the
receiver will check parity (if programmed) or will sample
for the STOP bit. If the Receiver samples a mark
condition at this time and the parity check (if any) was
valid; a successful reception of the character is
presumed; and the Receiver will prepare to sense and
oversample the occurrence of the START bit for the next
character.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89C51RB2-RLRIM | IC MCU FLASH 8051 16K 5V 44-VQFP |
| XR16V2550IM-F | IC UART FIFO 16B 48TQFP |
| MAX7311AWG+T | IC I/O EXPANDER I2C 16B 24SOIC |
| XR16L2750CM-F | IC UART FIFO 64B DUAL 48TQFP |
| XR20M1172IL32-F | IC UART FIFO I2C/SPI 64B 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681J | 制造商:Exar Corporation 功能描述: |
| XR88C681J-F | 功能描述:UART 接口集成電路 0.5V-2V UART temp -45 to 85C RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681JTR-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681MN-S0968 | 制造商:Exar Corporation 功能描述: |
| XR88C681N/40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。