- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376462 > XRT79L73 (Exar Corporation) 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT79L73 |
| 廠商： | Exar Corporation |
| 英文描述： | 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| 中文描述： | 3 -通道DS3/E3自動(dòng)柜員機(jī)用戶到網(wǎng)絡(luò)接口/ Combo IC對(duì)購(gòu)買力平價(jià) |
| 文件頁(yè)數(shù)： | 18/71頁(yè) |
| 文件大?。?/td> | 495K |
| 代理商： | XRT79L73 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
XRT79L73
REV. P1.0.0
PRELIMINARY
3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
t
16
AA3
V24
AD1
TxNib1_1/
Tx8KREF1/
TxHDLCDat1_1
TxNib2_1/
Tx8KREF2/
TxHDLCDat2_1
TxNib3_1/
Tx8KREF3/
TxHDLCDat3_1
I
I
I
Transmit Nibble Input Interface - Bit 1/Transmit PLCP Framing 8kHz Refer-
ence Input/Transmit HDLC Controller Data Bus - Bit 1 Input:
The function of these input pins depend upon whether the XRT79L73 is config-
ured to operate in the Clear-Channel Framer Mode, the High-Speed HDLC Con-
troller Mode, or in the ATM/PLCP Mode.
Clear-Channel Framer Mode - TxNib_1:
If the XRT79L73 is configured to operate in the Nibble-Parallel Mode, then these
input pins will function as the bit 1 input to the Transmit Nibble-Parallel input
interface. The Transmit Payload Data Input Interface block will sample this sig-
nals (along with TxNibn_0, TxNibn_2 and TxNibn_3) upon the falling edge of
TxNibClk.
N
OTE
:
These input pins are inactive if the XRT79L73 is configured to operate in
the Serial Mode.
ATM/PLCP Mode - Tx8KREF:
If the XRT79L73 is configured to operate in the ATM/PLCP Mode, then the
Transmit PLCP Processor can be configured to synchronize its PLCP frame gen-
eration to these input clock signals. The Transmit PLCP Processor will also use
these input signals to compute the nibble-trailer stuff opportunities.
N
OTE
:
These input pins are inactive if the use has configured the XRT79L73 to
operate in the Direct-Mapped ATM Mode.
High-Speed HDLC Controller Mode - TxHDLCDat_1:
If the XRT79L73 is configured to operate in the High-Speed HDLC Controller
mode, then the local terminal equipment will be provided with a byte-wide Trans-
mit HDLC Controller byte-wide input interface. These input pins will function as
Bit 1 within this byte wide interface.
Data, residing on the Transmit HDLC Controller byte wide input interface, will be
sampled upon the rising edge of the TxHDLCClk output signals.
AB1
V25
AE1
TxNib1_0/
TxGFC1/
TxHDLCDat1_0
TxNib2_0/
TxGFC2/
TxHDLCDat2_0
TxNib3_0/
TxGFC3/
TxHDLCDat3_0
I
I
I
Transmit Nibble Interface - Bit 0/Transmit GFC Input pin/Transmit HDLC
Controller Data Bus - Bit 0 Input:
The function of these input pins depend upon whether the XRT79L73 is config-
ured to operate in the Clear-Channel Framer Mode, the High Speed HDLC Con-
troller Mode or in the ATM Mode.
Clear-Channel Framer Mode - TxNib_0:
If the XRT79L73 is configured to operate in the Nibble-Parallel Mode, then these
input pins will function as the bit 0 (LSB) input to the Transmit Nibble-Parallel
input interface. The Transmit Payload Data Input Interface block will sample
these signals (along with TxNibn_1 through TxNibn_3) upon the falling edge of
TxNibClk.
N
OTE
:
These input pins are inactive if the XRT79L73 is configured to operate in
the Serial Mode.
ATM Mode - TxGFC:
These signals, along with TxGFCMSB, and TxGFCClk combine to function as
the Transmit GFC Nibble Field serial input port. The user will specify the value of
the GFC field, within a given ATM cell, by serially transmitting its four bit-value
into these input pins. Each of these four bits will be clocked into the port upon
the rising edge of the TxGFCClk output signals.
High-Speed HDLC Controller Mode - TxHDLCDat_0:
If the XRT79L73 is configured to operate in the High-Speed HDLC Controller
mode, then the local terminal equipment will be provided with a byte-wide Trans-
mit HDLC Controller byte-wide input interface. These input pins will function as
Bit 0 (the LSB) within this byte wide interface.
Data, residing on the Transmit HDLC Controller byte wide input interface, will be
sampled upon the rising edge of the TxHDLCClk output signals.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT79L73IB | 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74 | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000ID | Clock Synchronizer/Adapter for Communications |
| XRT8000 | Clock Synchronizer/Adapter for Communications(用于通訊的時(shí)鐘同步設(shè)備/調(diào)整器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT79L73IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74 | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。