- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376462 > XRT79L73 (Exar Corporation) 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT79L73 |
| 廠商： | Exar Corporation |
| 英文描述： | 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| 中文描述： | 3 -通道DS3/E3自動(dòng)柜員機(jī)用戶到網(wǎng)絡(luò)接口/ Combo IC對(duì)購(gòu)買力平價(jià) |
| 文件頁(yè)數(shù)： | 4/71頁(yè) |
| 文件大?。?/td> | 495K |
| 代理商： | XRT79L73 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
XRT79L73
REV. P1.0.0
PRELIMINARY
3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
t
A
TABLE OF CONTENTS
HARDWARE MANUAL ......................................................................................................1
GENERAL
F
EATURES
:......................................................................................................................................1
Line Interface Unit .......................................................................................................................................................1
DS3/E3 Framer............................................................................................................................................................1
ATM/PPP PROTOCOL PROCESSOR........................................................................................................................1
Transmit Cell Processing.............................................................................................................................................1
Receive Cell Processing..............................................................................................................................................1
Transmit Packet Processing........................................................................................................................................2
Receive Packet Processing.........................................................................................................................................2
Utopia/ System Interface .............................................................................................................................................2
Serial Interface ............................................................................................................................................................2
APPLICATIONS...........................................................................................................................................2
F
IGURE
1. B
LOCK
D
IAGRAM OF THE
XRT79L73 ............................................................................................................................... 2
P
RODUCT
O
RDERING
I
NFORMATION
................................................................................................................2
T
ABLE OF
C
ONTENTS
..........................................................................................................A
P
IN
D
ESCRIPTIONS
.........................................................................................................................................4
M
ICROPROCESSOR
I
NTERFACE
.......................................................................................................................4
T
EST AND
D
IAGNOSTIC
...................................................................................................................................6
G
ENERAL
P
URPOSE
I
NPUT AND
O
UTPUT
P
INS
.................................................................................................7
T
RANSMIT
S
YSTEM
S
IDE
I
NTERFACE
P
INS
.......................................................................................................7
R
ECEIVE
S
YSTEM
S
IDE
I
NTERFACE
P
INS
.......................................................................................................24
T
RANSMIT
L
INE
S
IDE
S
IGNALS
......................................................................................................................40
R
ECEIVE
L
INE
S
IDE
S
IGNALS
........................................................................................................................42
ELECTRICAL CHARACTERISTICS................................................................................46
AC ELECTRICAL CHARACTERISTIC INFORMATION..................................................46
MICROPROCESSOR INTERFACE TIMING
FOR
R
EVISION
A S
ILICON
......................................................46
MICROPROCESSOR INTERFACE TIMING - ASYNCHRONOUS INTEL MODE....................................................46
T
ABLE
1: DC ELECTRICAL CHARACTERISTICSS..................................................................................................................... 46
Applies to all TTL-Level Input and CMOS Level Output pins - Ambient Temperature = 25°C..................................46
F
IGURE
2. A
SYNCHRONUS
M
ODE
1 - I
NTEL TYPE
P
ROGRAMMED
I/O T
IMING
(W
RITE
C
YCLE
)............................................................ 46
F
IGURE
3. A
SYNCHRONUS
M
ODE
1 - I
NTEL TYPE
P
ROGRAMMED
I/O T
IMING
(R
EAD
C
YCLE
) ............................................................. 47
T
ABLE
2: T
IMING
I
NFORMATION FOR THE
M
ICROPROCESSOR
I
NTERFACE
,
WHEN CONFIGURED TO OPERATE IN THE
I
NTEL
A
SYNCHRONOUS
M
ODE
............................................................................................................................................................................ 47
MICROPROCESSOR INTERFACE TIMING - ASYNCHRONOUS MOTOROLA (68K)
MODE................................................................................................................................48
F
IGURE
4. A
SYNCHRONUS
M
ODE
2 - M
OTOROLA
68K P
ROGRAMMED
I/O T
IMING
(W
RITE
C
YCLE
) .................................................... 48
F
IGURE
5. A
SYNCHRONUS
M
ODE
2 - M
OTOROLA
68 P
ROGRAMMED
I/O T
IMING
(R
EAD
C
YCLE
)........................................................ 48
MICROPROCESSOR INTERFACE TIMING - POWER PC 403 SYNCHRONOUS MODE49
T
ABLE
3: T
IMING
I
NFORMATION FOR THE
M
ICROPROCESSOR
I
NTERFACE WHEN CONFIGURED TO OPERATE IN THE
M
OTOROLA
(68K) A
SYN
-
CHRONOUS
M
ODE
........................................................................................................................................................... 49
F
IGURE
6. S
YNCHRONOUS
M
ODE
3 - IBM P
OWER
PC 403 I
NTERFACE TIMING
(W
RITE
C
YCLE
)......................................................... 49
F
IGURE
7. S
YNCHRONOUS
M
ODE
3 - IBM P
OWER
PC 403 I
NTERFACE TIMING
(R
EAD
C
YCLE
)........................................................... 50
T
ABLE
4: T
IMING
I
NFORMATION FOR THE
M
ICROPROCESSOR
I
NTERFACE
,
WHEN CONFIGURED TO OPERATE IN THE
IBM P
OWER
PC403
M
ODE
............................................................................................................................................................................ 50
DS3/E3 LIU INTERFACE - LINE SIDE ELECTRICAL CHARACTERISTIC INFORMATION
51
E3 L
INE
S
IDE
P
ARAMETERS
.........................................................................................................................51
F
IGURE
8. P
ULSE
M
ASK FOR
E3 (34.368M
BPS
) I
NTERFACE AS PER
ITU-T G.703........................................................................... 51
T
ABLE
5: E3 T
RANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS
........................................................ 51
DS3 L
INE
S
IDE
P
ARAMETERS
.......................................................................................................................52
F
IGURE
9. B
ELLCORE
GR-499-CORE P
ULSE
T
EMPLATE
R
EQUIREMENTS FOR
DS3 A
PPLICATIONS
.................................................. 52
T
ABLE
6: DS3 P
ULSE
M
ASK
E
QUATIONS
........................................................................................................................................ 53
T
ABLE
7: DS3 T
RANSMITTER
L
INE
S
IDE
O
UTPUT AND
R
ECEIVER
L
INE
S
IDE
I
NPUT
S
PECIFICATIONS
(GR-499) ................................. 53
TRANSMIT UTOPIA INTERFACE....................................................................................54
F
IGURE
10. T
IMING
D
IAGRAM FOR THE
T
RANSMIT
UTOPIA I
NTERFACE
B
LOCK
................................................................................ 54
T
ABLE
8: T
IMING
I
NFORMATION FOR THE
T
RANSMIT
UTOPIA I
NTERFACE
B
LOCK
............................................................................. 54
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT79L73IB | 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74 | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000ID | Clock Synchronizer/Adapter for Communications |
| XRT8000 | Clock Synchronizer/Adapter for Communications(用于通訊的時(shí)鐘同步設(shè)備/調(diào)整器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT79L73IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74 | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。