Rev. 1.01 In the “High Speed – Reverse” Mode In the “High Speed – Reverse” Mode, the XRT8001 WAN Clock will be receiving a 64kHz clo" />
參數(shù)資料
型號(hào): XRT8001ID-F
廠商: Exar Corporation
文件頁(yè)數(shù): 11/48頁(yè)
文件大小: 0K
描述: IC WAN T1/E1 DUAL 18SOIC
標(biāo)準(zhǔn)包裝: 20
類型: 時(shí)鐘/頻率發(fā)生器
PLL:
主要目的: 以太網(wǎng)(WAN),T1/E1
輸入: 時(shí)鐘
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 16.384kHz
電源電壓: 3.3 V ~ 5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 18-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 18-SOIC
包裝: 管件
其它名稱: 1016-1358-5
XRT8001
19
Rev. 1.01
In the “High Speed – Reverse” Mode
In the “High Speed – Reverse” Mode, the XRT8001
WAN Clock will be receiving a 64kHz clock signal via
the “FIN” input pin. The XRT8001 WAN Clock will, in
response, generate an “M x 2.048MHz” clock via the
CLK1 and CLK2 output pins. These five (5) bit-fields
within Command Register CR2 are used to define the
value “M” for the CLK1 output.
Note: The only acceptable values for “M” are 1, 2, 4, or 8.
3.2.4 Command Register CR3 (Address = 0x03)
D4 – D0 (SEL2[4:0])
These bit-fields are used to support configuration
implementation for the “Forward/Master” and the “High
Speed – Reverse” Modes of operation.
In the “Forward/Master” Mode
In the “Forward/Master” Mode, the XRT8001 WAN
Clock will output either a “K x 56kHz” or a “K x 64kHz”
clock signal via the CLK2 output pin. These five (5) bit-
fields within Command Register CR3 are used to define
the value of “K” for the CLK2 Output. As a conse-
quence, the XRT8001 can be configured to generate a
maximum frequency of “32 x 56kHz” or “32 x 64kHz” via
the CLK2 output pin.
In the “High Speed – Reverse” Mode
In the “High Speed – Reverse” Mode, the XRT8001
WAN Clock will be receiving a 64kHz clock signal via
the “FIN” input pin. The XRT8001 WAN Clock will, in
response, generate an “M x 2.048MHz” clock via the
CLK1 and CLK2 output pins. These five (5) bit-fields
within Command Register CR3 are used to define the
value “M” for the CLK2 output.
Note: The only acceptable values for “M” are 1, 2, 4, or 8.
3.2.5 Command Register CR4 (Address = 0x04)
D4 – SYNCEN (SYNC Output Driver Enable Select)
This “read/write” bit-field permits the user to enable or
disable the Driver associated with the SYNC output
pin. Setting this bit-field to “1” enables this Driver.
Setting this bit-field to “0” disables this Driver.
D3 – CLK1EN (CLK1 Output Driver Enable Select)
This “read/write” bit-field permits the user to enable or
disable the Driver associated with the CLK1 output pin.
Setting this bit-field to “1” enables this Driver. Setting
this bit-field to “0” disables this Driver.
D2 – CLK2EN (CLK2 Output Driver Enable Select)
This “read/write” bit-field permits the user to enable or
disable the Driver associated with the CLK2 output pin.
Setting this bit-field to “1” enables this Driver. Setting
this bit-field to “0” disables this Driver.
D1,D0–LDETDIS[2:1]–LockDetectorOutput Control
The combination of these two bit-fields permit the user
to specify the signal that will be output via the
LOCKDET output pin. The user’s options are shown in
Table 3.
相關(guān)PDF資料
PDF描述
XRT8000ID-F IC WAN CLOCK E1/E1 DUAL 18SOIC
D38999/24FH53SA CONN RCPT 53POS JAM NUT W/SCKT
VE-BW0-MW-F2 CONVERTER MOD DC/DC 5V 100W
MS3110F22-55SY CONN RCPT 55POS WALL MNT W/SCKT
VE-BW0-MW-F1 CONVERTER MOD DC/DC 5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT8001ID-F 制造商:Exar Corporation 功能描述:WAN Clock IC
XRT8001IDTR-F 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
XRT8001IP 制造商:EXAR 制造商全稱:EXAR 功能描述:WAN Clock for T1 and E1 Systems
XRT8001IP-F 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
XRT8010 制造商:EXAR 制造商全稱:EXAR 功能描述:312MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS