S" />
參數(shù)資料
型號(hào)： XRT86VX38IB329-F
廠商： Exar Corporation
文件頁數(shù)： 14/61頁
文件大?。?/td> 0K
描述： IC TI/E1/J1 FRAMER/LIU 329FPBGA
標(biāo)準(zhǔn)包裝： 90
控制器類型： T1/E1/J1 調(diào)幀器，LIU
電源電壓： 3.3V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 329-FBGA
供應(yīng)商設(shè)備封裝： 329-FPBGA（17x17）
包裝： 散裝
其它名稱： 1016-1439
XRT86VX38
18
REV. 1.0.3
OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
RECEIVE SYSTEM SIDE INTERFACE
SIGNAL NAME
329 PKG
BALL#
256 PKG
BALL #
TYPE
OUTPUT
DRIVE (MA)
DESCRIPTION
RxSYNC0/
RxNEG0
RxSYNC1/
RxNEG1
RxSYNC2/
RxNEG2
RxSYNC3/
RxNEG3
RxSYNC4/
RxNEG4
RxSYNC5/
RxNEG5
RxSYNC6/
RxNEG6
RxSYNC7/
RxNEG7
A8
C13
C15
E17
T17
U14
T10
T8
B9
A11
A13
C16
N13
N11
T9
R7
I/O
12
Receive Single Frame Sync Pulse (RxSYNCn):
The exact function of these pins depends on the mode of
operation selected, as described below.
DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) -
RxSYNCn:
These RxSYNCn pins are used to indicate the single
frame boundary within an inbound T1/E1 frame. In both
DS1 or E1 mode, the single frame boundary repeats
every 125 microseconds (8kHz).
In DS1/E1 base rate, RxSYNCn can be configured as
either input or output depending on the slip buffer configu-
ration as described below.
When RxSYNCn is configured as an Input:
Users must provide a signal which must pulse "High" for
one period of RxSERCLK and repeats every 125
S. The
receive serial Interface will output the first bit of an
inbound DS1/E1 frame during the provided RxSYNC
pulse.
NOTE: It is imperative that the RxSYNC input signal be
synchronized with the RxSERCLK input signal.
When RxSYNCn is configured as an Output:
The receive T1/E1 framer will output a signal which
pulses "High" for one period of RxSERCLK during the first
bit of an inbound DS1/E1 frame.
DS1/E1 High-Speed Backplane Modes* - RxSYNCn as
INPUT ONLY:
In this mode, RxSYNCn must be an input regardless of
the slip buffer configuration. In 2.048MVIP/4.096/
8.192MHz high-speed modes, RxSYNCn pins must be
pulsed ’High’ for one period of RxSERCLK during the first
bit of the inbound T1/E1 frame. In HMVIP mode,
RxSYNCn must be pulsed ’High’ for 4 clock cycles of the
RxSERCLK signal in the position of the first two and the
last two bits of a multiplexed frame. In H.100 mode,
RxSYNCn must be pulsed ’High’ for 2 clock cycles of the
RxSERCLK signal in the position of the first and the last
bit of a multiplexed frame.
DS1 or E1 Framer Bypass Mode - RxNEGn
In this mode, RxSYNCn is used as the Receive negative
digital output pin (RxNEG) from the LIU.
NOTE:
*High-speed backplane modes include (For T1/
E1)
2.048MVIP,
4.096MHz,
8.192MHz,
16.384MHz
HMVIP,
H.100,
Bit-multiplexed
modes, and (For T1 only) 12.352MHz Bit-
multiplexed mode.
NOTE:
In DS1 high-speed modes, the DS-0 data is
mapped into an E1 frame by ignoring every fourth
time slot (don’t care).
NOTE: These 8 pins are internally pulled “Low” for each
channel.
相關(guān)PDF資料
PDF描述
XRT94L31IB-L IC MAPPER DS3/E3/STS-1 504TBGA
XRT94L33IB-L IC MAPPER DS3/E3/STS-1 504TBGA
XRT94L43IB-F IC MAPPER SONET/SDH OC12 516BGA
XS1-G02B-FB144-I4 IC MCU 32BIT 16KB OTP 144FBGA
XTR114U/2K5 IC 4-20MA I-TRANSMITTER 14-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT91L30 制造商:EXAR 制造商全稱:EXAR 功能描述:STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30_0611 制造商:EXAR 制造商全稱:EXAR 功能描述:STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30_10 制造商:EXAR 制造商全稱:EXAR 功能描述:STS12-STM4 OR STS3-STM1 SONET-SDH Transceiver
XRT91L306 制造商:EXAR 制造商全稱:EXAR 功能描述:STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30ES 功能描述:總線收發(fā)器 RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*