參數(shù)資料
型號: XWM8728EDS
廠商: Wolfson Microelectronics
英文描述: 24-bit, 192kHz Stereo DAC with Volume Control and DSD Support
中文描述: 24位,192kHz立體聲DAC,具有音量控制和渠務(wù)署支持
文件頁數(shù): 12/28頁
文件大?。?/td> 266K
代理商: XWM8728EDS
WM8728
Product Preview
WOLFSON MICROELECTRONICS LTD
PP Rev 1.2 April 2001
12
DIGITAL AUDIO INTERFACE
Audio data is applied to the internal DAC filters via the Digital Audio Interface. Five popular
interface formats are supported:
Left Justified mode
Right Justified mode
I
2
S mode
DSP Early mode
DSP Late mode
All five formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits with the
exception that 32 bit data is not supported in right justified mode. DIN and LRCIN maybe
configured to be sampled on the rising or falling edge of BCKIN.
In left justified, right justified and I
2
S modes, the digital audio interface receives data on the DIN
input. Audio Data is time multiplexed with LRCIN indicating whether the left or right channel is
present. LRCIN is also used as a timing reference to indicate the beginning or end of the data
words. The minimum number of BCKINs per LRCIN period is 2 times the selected word length.
LRCIN must be high for a minimum of word length BCKINs and low for a minimum of word length
BCKINs. Any mark to space ratio on LRCIN is acceptable provided the above requirements are
met
The WM8728 will automatically detect when data with a LRCIN period of exactly 32 BCKINs is
sent, and select 16-bit mode - overriding any previously programmed word length. Word length
will revert to a programmed value only if a LRCIN period other than 32 BCKINs is detected.
In DSP early or DSP late mode, the data is time multiplexed onto DIN. LRCIN is used as a frame
sync signal to identify the MSB of the first word. The minimum number of BCKINs per LRCIN
period is 2 times the selected word length. Any mark to space ratio is acceptable on LRCIN
provided the rising edge is correctly positioned. (See Figure 10 and Figure 11)
LEFT JUSTIFIED MODE
In left justified mode, the MSB is sampled on the first rising edge of BCKIN following a LRCIN
transition. LRCIN is high during the left data word and low during the right data word.
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 7 Left Justified Mode Timing Diagram
相關(guān)PDF資料
PDF描述
XWM8729ED 24-bit, 192kHz Stereo DAC
XWM8731EDS Portable Internet Audion CODEC with Headphone Driver and Programmable Sample Rates
XWM8733ED Filament Replacement LED Lamp; Color:Warm White; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Voltage Rating:24V; Bulb Size:T-3 1/4; Forward Current:30mA; Forward Voltage:24V; LED Color:Warm White RoHS Compliant: No
XWM8740EDS 24-bit, High Performance 192kHz Stereo DAC
XWM9708 AC97 Revision 2.1 Audio Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XWM8728EDS/R 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 192kHz Stereo DAC with Volume Control
XWM8729ED 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 192kHz Stereo DAC
XWM8731EDS 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:Portable Internet Audion CODEC with Headphone Driver and Programmable Sample Rates
XWM8733ED 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:102dB Stereo DAC
XWM8734EDS 功能描述:接口—CODEC Stereo CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel