- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373771 > Z8S18006FEC (ZiLOG, Inc.) CAP 1UF 50V 10% X7R AXIAL TR-14 PDF資料下載
參數(shù)資料
| 型號： | Z8S18006FEC |
| 廠商： | ZiLOG, Inc. |
| 元件分類： | 微處理器 |
| 英文描述： | CAP 1UF 50V 10% X7R AXIAL TR-14 |
| 中文描述： | 強(qiáng)化Z180微處理器 |
| 文件頁數(shù)： | 14/70頁 |
| 文件大?。?/td> | 387K |
| 代理商： | Z8S18006FEC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
1-14
P R E L I M I N A R Y
DS971800401
Clocked Serial I/O (CSI/O).
The CSIO channel provides a
half-duplex serial transmitter and receiver. This channel
can be used for simple high-speed data connection to an-
other microprocessor or microcomputer
.
TRDR is used for
both CSI/O transmission and reception. Thus, the system
design must ensure that the constraints of half-duplex op-
eration are met (Transmit and Receive operation cannot
occur simultaneously). For example, if a CSI/O transmis-
sion is attempted while the CSI/O is receiving data, a
CSI/O will not work. Also note that TRDR is not buffered.
Therefore, attempting to perform a CSI/O transmit while
the previous transmit data is still being shifted out causes
the shift data to be immediately updated, thereby corrupt-
ing the transmit operation in progress. Similarly, reading
TRDR while a transmit or receive is in progress should be
avoided.
OPERATION MODES
Z80
versus
Z80180/Z8S180/Z8L180 is descended from two different
“ancestor” processors, Zilog's original Z80 and the Hitachi
64180. The Operating Mode Control Register (OMCR),
shown in Figure 8, can be programmed to select between
certain Z80 and 64180differences.
64180
Compatibility.
The
M1E (M1 Enable).
This bit controls the M1 output and is
set to a 1 during reset.
When M1E=1, the M1 output is asserted Low during the
opcode fetch cycle, the INT0 acknowledge cycle, and the
first machine cycle of the NMI acknowledge.
On the Z80180/Z8S180/Z8L180, this choice makes the
processor fetch an RETI instruction once, and when fetch-
ing an RETI from zero-wait-state memory will use three
clock machine cycles, which are not fully Z80-timing com-
patible but are compatible with the on-chip CTCs.
When M1E=0, the processor does not drive M1 Low during
instruction fetch cycles, and after fetching an RETI instruc-
tion once with normal timing, it goes back and re-fetches
the instruction using fully Z80-compatible cycles that in-
clude driving M1 Low. This may be needed by some exter-
nal Z80 peripherals to properly decode the RETI instruc-
tion. Figure 9 and Table 4 show the RETI sequence when
M1E=0.
Figure 7. CSIO Block Diagram
Internal Address/Data Bus
CSI/O Transmit/Receive
Data Register:
TRDR (8)
CSI/O Control Register:
CNTR (8)
Baud Rate
Generator
TXS
RXS
CKS
φ
Interrupt Request
Figure 8. Operating Control Register
(OMCR: I/O Address = 3EH)
D7
Reserved
/IOC (R/W)
/M1TE (W)
D6 D5 --
M1E (R/W)
--
--
--
--
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z8S18006FSC | CAP 0.47UF 50V 10% X7R AXIAL TR-14 |
| Z8S18006PEC | CAP 0.1UF 50V 2% NP0(C0G) AXIAL TR-14 |
| Z8S18006PSC | CAP 1000PF 100V 5% NP0(C0G) DIP-2 TUBE |
| Z90102 | CAP 560PF 100V 10% X7R AXIAL BULK R-MIL-PRF-39014 |
| Z90103 | CAP 680PF 100V 10% X7R AXIAL BULK R-MIL-PRF-39014 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z8S18006FSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18006PEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18006PSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18006VEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18006VSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。