參數(shù)資料
型號: Z8S18033FEC
廠商: ZILOG INC
元件分類: 微控制器/微處理器
英文描述: ENHANCED Z180 MICROPROCESSOR
中文描述: 8-BIT, MICROPROCESSOR, PQFP80
封裝: QFP-80
文件頁數(shù): 45/70頁
文件大?。?/td> 387K
代理商: Z8S18033FEC
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
DS971800401
P R E L I M I N A R Y
1-45
1
Timer Reload Register 0L
RLDR0L
0E H
Timer Reload Register 0H
RLDR0H
0F H
TIMER CONTROL REGISTER (TCR)
TCR monitors both channels (PRT0, PRT1) TMDR status.
It also controls enabling and disabling of down counting
and interrupts along with controlling output pin A18/TOUT
for PRT1.
TIF1: Timer Interrupt Flag 1 (bit 7).
When TMDR1 decre-
ments to 0, TIF1 is set to 1. This generates an interrupt re-
quest if enabled by TIE1 = 1. TIF1 is reset to 0 when TCR
is read and the higher or lower byte of TMDR1 is read. Dur-
ing RESET, TIF1 is cleared to 0.
TIF0: Timer Interrupt Flag 0 (bit 6).
When TMDR0 decre-
ments to 0, TIF0 is set to 1. This generates an interrupt re-
quest if enabled by TIE0 = 1. TIF0 is reset to 0 when TCR
is read and the higher or lower byte of TMDR0 is read. Dur-
ing RESET, TIF0 is cleared to 0.
TIE1: Timer Interrupt Enable 1 (bit 5).
When TIE0 is set
to 1, TIF1 = 1 generates a CPU interrupt request. When
TIE0 is reset to 0, the interrupt request is inhibited. During
RESET, TIE0 is cleared to 0.
TOC1, 0: Timer Output Control (bits 3, 2).
TOC1 and
TOC0 control the output of PRT1 using the multiplexed
TOUT/DREQ pin as shown in Table 11. During RESET,
TOC1 and TOC0 are cleared to 0. If bit 3 of the IAR1B reg-
ister is 1, the TOUT function is selected. By programming
TOC1 and TOC0, the TOUT/DREQ pin can be forced
High, Low, or toggled when TMDR1 decrements to 0.
Figure 44. Timer Reload Register Low
Timer Reload Data
--
--
--
--
--
--
--
7
6
5
4
3
2
1
--
0
Figure 45. Timer Reload Register Channel
Timer Reload Data
--
--
--
--
--
--
--
7
6
5
4
3
2
1
--
0
Figure 46. Timer Control Register (TCR: I/O Address = 10H)
Bit
TIF1
TIF0
R/W
R/W
R/W
TIE1
7
6
5
4
3
2
1
0
TIE0
TOC0
TDE1
TDE0
R
R
R/W
R/W
R/W
TOC1
Table 8. Timer Output Control
TOC1 TOC0
0
Output
0
Inhibited
The TOUT/DREQ pin is not
affected by the PRT.
If bit 3 of IAR1B is 1, the
TOUT/DREQ pin is toggles or
set Low or High as indicated.
0
1
1
1
0
1
Toggled
0
1
相關(guān)PDF資料
PDF描述
Z8S18033FSC CONN POWER HEADER 5ROW 10POS P-F
Z8S18033PEC ENHANCED Z180 MICROPROCESSOR
Z8S18033PSC ENHANCED Z180 MICROPROCESSOR
Z8S18033VEC CONN HDR INVERSE 30POS 5ROW R/A
Z8S18033VSC CONN HDR INVERSE 120POS 5ROW R/A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z8S18033FEC00TR 功能描述:IC Z180 MPU 80QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Z180 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤
Z8S18033FEG 功能描述:微處理器 - MPU 33MHz STATIC Z180 XT RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
Z8S18033FSC 功能描述:微處理器 - MPU 33MHz STATIC Z180 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
Z8S18033FSC00TR 功能描述:IC Z180 MPU 80QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Z180 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤
Z8S18033FSG 功能描述:微處理器 - MPU 33MHz STATIC Z180 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324