參數(shù)資料
型號(hào)： Z8S18033VEC
廠商： ZILOG INC
元件分類(lèi)： 微控制器/微處理器
英文描述： CONN HDR INVERSE 30POS 5ROW R/A
中文描述： 8-BIT, MICROPROCESSOR, PQCC68
封裝： PLASTIC, LCC-68
文件頁(yè)數(shù)： 43/70頁(yè)
文件大?。?/td> 387K
代理商： Z8S18033VEC
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
DS971800401
P R E L I M I N A R Y
1-43
1
ASCI Receive Register
Register addresses 08H and 09H hold the ASCI receive
data for channel 0 and channel 1, respectively.
Channel 0
Mnemonics TSR0 --
Address (08H)
Channel 1--
Mnemonics TSR1
Address (09H)
CSI/O CONTROL/STATUS REGISTER
(CNTR: I/O Address = 0AH).
CNTR is used to monitor
CSI/O status, enable and disable the CSI/O, enable and
disable interrupt generation, and select the data clock
speed and source.
EF: End Flag (bit 7).
EF is set to 1 by the CSI/O to indicate
completion of an 8-bit data transmit or receive operation. If
EIE (End Interrupt Enable) bit = 1 when EF is set to 1, a
CPU interrupt request is generated. Program access of
TRDR only occurs if EF = 1. The CSI/O clears EF to 0
when TRDR is read or written. EF is cleared to 0 during
RESET and IOSTOP mode.
EIE: End Interrupt Enable (bit 6).
EIE is set to 1 to gen-
erate a CPU interrupt request. The interrupt request is in-
hibited if EIE is reset to 0. EIE is cleared to 0 during RE-
SET.
RE: Receive Enable (bit 5).
A CSI/O receive operation is
started by setting RE to 1. When RE is set to 1, the data
clock is enabled. In internal clock mode, the data clock is
output from the CKS pin. In external clock mode, the clock
is input on the CKS pin. In either case, data is shifted in on
the RXS pin in synchronization with the (internal or exter-
nal) data clock. After receiving 8 bits of data, the CSI/O au-
tomatically clears RE to 0, EF is set to 1, and an interrupt
(if enabled by EIE = 1) is generated. RE and TE are never
both set to 1 at the same time. RE is cleared to 0 during
RESET and ISTOP mode.
Figure 38. ASCI Receive Register Channel 0
ASCI Transmit Data
--
--
--
--
--
--
7
6
5
4
3
2
1
0
--
--
Figure 39. ASCI Receive Register Channel 1R
ASCI Transmit Data
--
--
--
--
--
--
7
6
5
4
3
2
1
0
--
--
Figure 40. CSI/O Control Register
Bit
EF
EIE
R/W
R/W
R/W
RE
7
6
5
4
3
2
1
0
TE
__
SS2
SS1
SS0
R
R/W
R/W
R/W
相關(guān)PDF資料
PDF描述
Z8S18033VSC CONN HDR INVERSE 120POS 5ROW R/A
Z8S180 CAP 0.1UF 100V +80-20% Z5U AXIAL TR-14
Z8S18006FEC CAP 1UF 50V 10% X7R AXIAL TR-14
Z8S18006FSC CAP 0.47UF 50V 10% X7R AXIAL TR-14
Z8S18006PEC CAP 0.1UF 50V 2% NP0(C0G) AXIAL TR-14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z8S18033VEC00TR 功能描述:IC Z180 MPU 68PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Z180 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤(pán)
Z8S18033VEG 功能描述:微處理器 - MPU 33MHz STATIC Z180 XT RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
Z8S18033VSC 功能描述:微處理器 - MPU 33MHz STATIC Z180 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
Z8S180-33VSC 制造商:Zilog Inc 功能描述:IC CPU (Z80B) SMD 8S180 PLCC68
Z8S18033VSC00TR 功能描述:IC Z180 MPU 68PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Z180 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤(pán)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*