- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30102QDG (ZARLINK SEMICONDUCTOR INC) T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 PDF資料下載
參數(shù)資料
| 型號： | ZL30102QDG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, 1 MM HEIGHT, MS-026ACD, TQFP-64 |
| 文件頁數(shù)： | 25/50頁 |
| 文件大?。?/td> | 481K |
| 代理商： | ZL30102QDG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
ZL30102
Data Sheet
25
Zarlink Semiconductor Inc.
4.5.2 Automatic Reference Switching
In the automatic mode of operation (MODE_SEL1:0
=
11), the ZL30102 automatically selects a reference input that
is not out-of-range (REF_OOR=0, see Figure 3). The state machine can only select REF0 or REF1; REF2 cannot
be selected in the Automatic mode (see Figure 13).
If the current reference (REF0 or REF1) used for synchronization fails, the state machine will switch to the other
reference. If both references fail then the ZL30102 enters the Holdover mode without switching to another
reference. When the ZL30102 comes out of reset or when REF2 is the current reference when the ZL30102 is put
in the Automatic mode, then REF0 has priority over REF1. Otherwise there is no preference for REF0 or REF1
which is referred to as non-revertive reference selection.
Figure 13 - Reference Selection in Automatic Mode (MODE_SEL=11)
In the automatic mode of operation, both pins REF_SEL1 and REF_SEL0 are configured as outputs. The logic level
on the REF_SEL0 output indicates the current input reference being selected for synchronization (see Table 6).
REF_SEL1
(output pin)
REF_SEL0
(output pin)
Input Reference
0
0
REF0
0
1
REF1
Table 6 - The Reference Selection Pins in the Automatic Mode (MODE_SEL=11)
REF0
Reference
REF1
Reference
REF_OOR0=1 &&
REF_OOR1=0
RST && REF_OOR0=0
RST && REF_OOR0=1 && REF_OOR1=0
REF_OOR0=0 &&
REF_OOR1=1
REF2
Reference
REF_OOR0=1 && REF_OOR1=0
REF_OOR0=0
REF_OOR = reference out of range, see Figure 3.
This is an internal signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30105QDG1 | T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
| ZL30105 | Power Clamp On Multimeter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Approval Categories:CAT III 600V; Calibrated:No; Current Measuring Range:0-400.0A; Current Setting AC:400A RoHS Compliant: NA |
| ZL30105QDG | Digital Clamp-On Meter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Calibrated:No; Current Setting AC:1000A; Resistance Measuring Range:400 Ohm to 10 MOhm; Voltage Measuring Range AC:600V RoHS Compliant: NA |
| ZL30106QDG1 | SONET/SDH/PDH Network Interface DPLL |
| ZL30106 | SONET/SDH/PDH Network Interface DPLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30102QDG1 | 制造商:Microsemi Corporation 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays |
| ZL30105 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for AdvancedTCA and H.110 |
| ZL30105_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
| ZL30105QDG | 制造商:Zarlink Semiconductor Inc 功能描述:CLOCK SYNTHESIZER 64TQFP - Bulk |
| ZL30105QDG1 | 制造商:Microsemi Corporation 功能描述:CLOCK SYNTHESIZER 64TQFP - Trays 制造商:Microsemi Corporation 功能描述:IC Pb Free T1/E1 System Synchronizer 制造商:Zarlink Semiconductor Inc 功能描述:CLOCK SYNTHESIZER 64TQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:IC Pb Free T1/E1 System Synchronizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。