- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373784 > ZL30416 (Zarlink Semiconductor Inc.) SONET/SDH Clock Multiplier PLL PDF資料下載
參數(shù)資料
| 型號： | ZL30416 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | SONET/SDH Clock Multiplier PLL |
| 中文描述： | SONET / SDH的時鐘倍頻鎖相環(huán) |
| 文件頁數(shù)： | 4/22頁 |
| 文件大?。?/td> | 340K |
| 代理商： | ZL30416 |
ZL30416
Data Sheet
4
Zarlink Semiconductor Inc.
2.0 Functional Description
The ZL30416 is an analog phased-locked loop which provides rate conversion and jitter attenuation for
SONET/SDH OC-192/STM-64, OC-48/STM-16, OC-12/STM-4 and OC-3/STM-1 applications. A functional block
diagram of the ZL30416 is shown in Figure 1 and a brief description is presented in the following sections.
2.1 Reference Selection Multiplexer
The ZL30416 accepts two types of input reference clocks:
-
differential: operating at 19.44 MHz or 77.76 MHz, compatible with LVDS/LVPECL/CML threshold levels
-
single-ended: operating at 19.44 MHz, compatible with CMOS switching levels
The REF_SEL input determines whether the single-ended CMOS reference input (REFin) or the differential
reference inputs (REFinP/N) are used as input reference clocks. The REF_FREQ input selects the rate of the
differential input clock to be either 19.44 MHz or 77.76 MHz. See Table 1 for details.
F6
C19o
Clock 19.44 MHz (CMOS Output)
. This output provides a single-ended CMOS
clock at 19.44 MHz.
Ground.
0 volt
Positive Digital Power Supply.
+3.3 V ±10%
Reference Select (CMOS Input).
If tied low then the C19i single-ended
reference is used as the input reference source. If tied high then the REFinP/N
differential pair is used as the input reference source.
See E4 ball description.
Ground.
0 volt
Positive Digital Power Supply.
+3.3 V ±10%
F7, G1
G2
G3
GND
VDD
REF_SEL
G4
FS3
GND
G5, G6
G7, G8
VDD
H1, H2
H3
H4
NC
No internal bonding Connection.
Leave unconnected.
VDD
Positive Digital Power Supply.
+3.3 V ±10%
H5
FS1
See E4 ball description.
H6
VDD
Positive Digital Power Supply.
+3.3 V ±10%
H7, H8
GND
Ground.
0 volt.
REF_SEL
REF_FREQ
Selected Input Reference
Reference Frequency
0
x
C19i
19.44 MHz (CMOS)
1
0
REFin
77.76 MHz (Differential)
1
1
REFin
19.44 MHz (Differential)
Table 1 - Input Reference Selection
Ball Description Table (continued)
Ball
#
Name
Description
相關PDF資料 |
PDF描述 |
|---|---|
| ZL30416GGG | SONET/SDH Clock Multiplier PLL |
| ZL38001DGA | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38001 | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38001QDC | Low-Voltage Acoustic Echo Canceller with Low ERL Compensation |
| ZL38002QDG | Low-Voltage Acoustic Echo Canceller With Noise Reduction |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30416_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
| ZL30416GGG | 制造商:Microsemi Corporation 功能描述:PLL CLOCK MLTPLR SGL 64CABGA - Trays 制造商:Microsemi Corporation 功能描述:SONET / SDH CLOCK MULTIPLIER PLL 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC PLL SONET/SDH CLK MULT 64CBGA 制造商:Microsemi Corporation 功能描述:IC PLL SONET/SDH CLK MULT 64CBGA |
| ZL30416GGG2 | 制造商:Microsemi Corporation 功能描述:PB FREE SONET / SDH CLOCK MULTIPLIER PLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC PLL SONET/SDH CLK MULT 64CBGA 制造商:Microsemi Corporation 功能描述:IC PLL SONET/SDH CLK MULT 64CBGA |
| ZL30461 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:COMPACT STRATUM 3 TIMING MODULE |
| ZL30461MGG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:COMPACT STRATUM 3 TIMING MODULE |
發(fā)布緊急采購，3分鐘左右您將得到回復。